Page loading . . .

 Category: News: News Archive 2006: Sunday, October 23, 2016
X-FAB Selects Cadence Solution for Maximum Yield  
 Printer friendly
 E-Mail Item URL

August 22, 2006 -- X-FAB Semiconductor Foundries AG is implementing Cadence Design Systems, Inc.'s Virtuoso NeoCircuit DFM solution to identify and eliminate yield-related problems early in the design phase and fabrication process. The product avoids the tedious and manually intensive task of sizing and optimizing a circuit topology in terms of process tolerances, voltage and temperature variations (P-V-T). Virtuoso NeoCircuit DFM overcomes the difficulty of estimating yield and optimization when IP is over-constrained in area and power consumption, or is optimized for a special corner.

Although X-FAB's analog and mixed-signal IP tolerates varying technology and operating conditions, robust, reliable designs must be verified throughout the entire range of process tolerances, voltage and temperature variations (P-V-T). Designs also are impacted by circuit optimizations the central design phase in which performance conflicts are settled through trade-offs or compromises. Often, multiple corner combinations are required to fully capture the entire P-V-T corner performance of a circuit because analog/mixed-signal design technologies comprise so many different devices with various parameter specification windows and model variants. However, only reasonable combinations of device model variants are useful and, traditionally, designers must define and limit manually feasible corners. According to Cadence, Virtuoso NeoCircuit DFM avoids these limitations.

Thomas Ramsch, Director Design Support at X-FAB said, "Based on its proven merits, we selected Virtuoso NeoCircuit DFM to help ensure we deliver the best quality for our customers. It enables X-FAB to better analyze the robustness of our analog IP, minimize parametric sensitivities, and tweak the design process for maximum yield."

In addition to the traditional Monte-Carlo analysis which has been supported on X-FAB's 0.6-m technologies and also will be available for 0.35-m process technology by the end of the year Virtuoso NeoCircuit DFM combines the features of a parameter synthesizer, or optimizer engine, in a closed loop with a yield improvement algorithm. Virtuoso NeoCircuit DFM uses a tool-based automated design centering methodology to improve yield by tuning the average-sized device for manufacturing process tolerances and operating condition environmental variations. It enables quick intuitive use through all optimization steps supported by the Virtuoso NeoCircuit DFM toolbox top-down workflow.

A powerful built-in visualization tool helps designers judge the sizing results based on a sensitivity analysis, and track all optimization steps during design space exploration. Designers gain a better understanding of how much a circuit's performance or goal function is impacted by variations in device parameters, and can find out what causes circuit limitations. For a certain circuit topology, designers can create universal constraint-based device relationships and circuit goal functions within the Virtuoso NeoCircuit DFM workflow that are re-usable for new design tasks. This feature also speeds the cell development cycle and minimizes the design effort.

Go to the X-FAB Semiconductor Foundries AG website to find additional information.

E-mail X-FAB Semiconductor Foundries AG for more information.

Read more about
X-FAB Semiconductor Foundries AG
Cadence Design Systems, Inc.

Keywords: X-FAB Semiconductor Foundries, Cadence Design Systems, Virtuoso NeoCircuit, design for manufacturing, DFM, mixed signal, mixed-signal, EDA tools,
552/19912 8/22/2006 5704 416
Designer's Mall

 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
and receive news, article, whitepaper, and product updates bi-weekly.


Verification Contortions

Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

Drilling Down on the Internet of Things

Ramesh Dewangan
VP Product Strategy
Real Intent, Inc.

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
DSP Design
Analog Design
Digital Design
Mixed-Signal Design
RF Design
EDA Tool Development

IC Packaging
PCB Design
RTOS Development
RTL Design
SystemC Design
SystemVerilog Design
Verilog Design
VHDL Design

Post a Job
Only $100 for 30 days

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts


Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.625