Page loading . . .

  
 Category: News: News Archive 2006: Sunday, May 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2505 Entries)
Analog Devices Introduces Industry's First 8-GHz PLL Synthesizer 

June 12, 2006 -- Analog Devices, Inc. (ADI) has announced the first 8-GHz phase-locked loop (PLL) synthesizer. The new ADF4108 is targeted at high-frequency wireless systems, such as those used for broadband wireless access, satellite com ... read more

Luminary Micro Closes $14 Million in Series B Round 

June 12, 2006 -- Luminary Micro, Inc. has closed its Series B private funding round for $14 million. New investor New Enterprise Associates (NEA) led the round, with participation from new investor ATA Ventures and from existing investors ... read more

IP Cores Announces Two New Multi-Gigabit IP Combination AES/LRW and AES/GCM Cores 

June 12, 2006 -- IP Cores, Inc. has announced two silicon IP cores supporting new industry standards. New GLM1 and GLM2 IP cores enable system-on-chip (SOC) vendors to build compact processors that support the AES/LRW and AES/GCM cryptogr ... read more

Cadence Debuts Transaction-Based System Verification and Management Solution  Featured

June 12, 2006 -- Cadence Design Systems, Inc. has announced the industry’s first automated end-to-end transaction-based flow from architectural modeling to full system validation. In contrast to the typical system verification ... read more

Enea Announces OSEck DSP RTOS for the LSI ZSP500 Signal Processor 

June 12, 2006 -- Enea has announced the availability of its OSEck real-time operating system (RTOS) for the LSI Logic ZSP500 digital signal processor. Together, the ZSP500 and OSEck provide a platform for deploying broadband mobile applic ... read more

Enea's OSEck DSP RTOS Available for StarCore SC1000 and SC2000 DSP Cores 

June 12, 2006Enea has announced the availability of its OSEck real-time operating system (RTOS) for the StarCore SC1000 and SC2000 families of digital signal processor (DSP) cores. OSEck provides full support for the StarCore’s control ... read more

Conexant and Amstrad Join Forces to Deliver HDTV Satellite Set-Top Boxes 

June 12, 2006 -- Conexant Systems, Inc. today announced that its complete DVB-S2/ MPEG-4 satellite set-top box (STB) solution has been chosen by Amstrad plc for its new high-definition television (HDTV) satellite receiver. Amstrad's DRX7 ... read more

NEC Electronics America Announces New 55-Nanometer Standard CMOS Process 

June 9, 2006 -- NEC Electronics America, Inc. has announced the industry's first 55-nm standard CMOS process technology, UX7LS, that will be used to produce next-generation SoCs with ultra-low power consumption. A shrink version of NEC E ... read more

NEC Electronics America Expands PCI Express Single-Port ASSP Family with Very Small Form Factor Bridge 

June 8, 2006 -- NEC Electronics America, Inc. has expanded its portfolio of PCI Express semiconductor solutions to include a very low-power, single-port PCI Express-to-PCI/PCI-X bridge chip. With a small form factor of 17mm˛, the low-powe ... read more

SynTest Receives a Patent for Debug, Diagnosis, and Yield Improvement of ICs Using Test Compression or Logic BIST 

June 8, 2006 -- SynTest Technologies, Inc. has ben granted 34 claims on June 6, 2006 under United States Patent number 7,058,869 for its invention of debug, diagnosis, and yield improvement of a scan-based integrated circuit where scan ch ... read more

E Ink Selects Actel's Flash-Based FPGAs for Use in Next-Generation Electronic Paper Display Controller 

June 8, 2006 -- Actel Corp. today announced that its flash-based ProASIC3 FPGAs have been selected by E Ink Corp. for use in its next-generation electronic paper display controllers. Providing the flexibility of re-programmability in a lo ... read more

ArchPro Signs DASI for North America Distribution 

June 8, 2006 -- ArchPro Design Automation has signed Design Automation Solutions, Inc. (DASI) as its first North American distributor. Based in Austin, Texas, DASI will provide sales and support for ArchPro customers in Arizona, Co ... read more

Innovasic Semiconductor to Provide Replacement ICs in Response to Intel's End of Life Notice 

June 8, 2006 -- Innovasic Semiconductor, a leader in replacement IC and microcontroller solutions, today announced that it is developing a roadmap to address Intel's recent end of life notice. Discontinued products identified in the noti ... read more

Wipro Acquires Wireless Design Services Company, Saraware 

June 8, 2006 -- Wipro Technologies has signed an agreement to acquire the Finland based Saraware Oy in an all cash deal. The consideration of 25 Million Euros includes upfront cash payment and debt takeover. Saraware, a 21 year old compa ... read more

TI Introduces 2.25-MHz Dual-Output DC/DC Converters with Digital Control 

June 8, 2006 -- Texas Instruments, Inc. (TI) has introduced two dual-output, step-down DC/DC converters with a unique one-pin serial interface technology that allows simple digital voltage scaling. The 95% efficient, 2.25-MHz devices help ... read more

43rd DAC Features Management Day Focused on Intersection of Business and Technology 

June 8, 2006 -- The Design Automation Conference (DAC) will offer a Management Day track again this year, following the success of last year's "Management Day at DAC." The Management Day track, to be held on Tuesday, July 25, helps manage ... read more

HiSilicon Technologies Taps EEPROM IP from Aplus Flash Technology for iIs SIM Cards 

June 8, 2006 -- Aplus Flash Technology today announced that its 0.35-µm EEPROM IP macro has been utilized in HiSilicon Technologies' 8-bit processor. The 8-bit processor is suitable for a variety of smart card applications such as SIM car ... read more

Oki Announces Complete ARM-Based ZigBee Developer's Kit 

June 8, 2006 -- Oki Semiconductor has announced the availability of a low-cost, full-featured development kit for its IEEE802.15.4 based ML7065 2.4-GHz ZigBee compatible radio. The kit contains the Oki ML7065 radio and Oki’s ARM7TMDI-base ... read more

Synopsys' New DesignWare Bridge IP for PCI Express to AMBA 3 AXI Connects Two High-Performance Domains 

June 7, 2006 -- Synopsys, Inc. today announced the availability of the DesignWare Bridge intellectual property (IP) for PCI Express to AMBA 3 AXI protocol. The bridge to AMBA 3 AXI protocol is used in conjunction with Synopsys' portfolio ... read more

MOSAID Maestro Digital Frequency Synthesizer PLL Used in WiQuest Ultra-Wideband IC 

June 7, 2006 -- MOSAID Technologies, Inc. and WiQuest Communications, Inc. have announced the successful deployment of an ultra-wideband (UWB) chip incorporating MOSAID Maestro fractional PLL technology. This system-on-a-chip is a comple ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  4.5