Page loading . . .

  
 Category: News: News Archive 2006: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2505 Entries)
TI Delivers Low-Power Stereo Audio Codecs with 7-mW Playback for Portable Consumer Applications 

September 5, 2006 -- Texas Instruments, Inc. (TI) has introduced two new stereo audio codecs for battery-operated applications, including digital still cameras and portable media players. Designed to extend battery life by lowering power ... read more

Altera Ships FPGA-based Audio/Video Development Kit Supporting Triple Rate SDI 

September 5, 2006 -- Altera Corp. is shipping its Audio/Video Development Kit, Stratix II GX edition, the first FPGA-based audio/video development kit designed to support triple rate SDI (serial digital interface), including the new 3-Gbp ... read more

TI's New Fixed Gain Class-D Audio Power Amplifier Family Shrinks Portable Audio Board Size by 50% 

September 5, 2006 -- Texas Instruments, Inc. (TI) today introduced a family of fixed gain Class-D audio power amplifiers for portable applications that require higher performance within limited board space, such as cell phones, portable m ... read more

DVCon 2007 Announces Call for Paper, Panel and Tutorial Proposals 

September 5, 2006 -- The 2007 Design and Verification Conference (DVCon), sponsored by Accellera, is now accepting paper, panel and tutorial submissions. Proposals that reflect real experiences using hardware design and verification langu ... read more

SMIC and Synopsys Deliver Reference Design Flow 3.0 for 90-nm Designs 

September 5, 2006 -- Synopsys, Inc. and the Semiconductor Manufacturing International Corp. (SMIC) have jointly developed and deployed reference design flow 3.0. SMIC and Synopsys Professional Services worked together closely on th ... read more

Jazz Semiconductor and Mentor Graphics Release Comprehensive Design Kits for Analog/Mixed-Signal Integrated Circuit Design Flow 

September 5, 2006 -- Jazz Semiconductor and Mentor Graphics Corp. today announced the availability of a series of technology design kits (TDKs) that support Jazz's silicon germanium (SiGe) and CMOS process technologies. The first s ... read more

Intersil's 16x16 Video Crosspoint Ensures Black-Level Accuracy in Composite Video 

September 5, 2006 -- Intersil Corp. has introduced the ISL59530, a new 16x16 video crosspoint switch that integrates a DC-restore clamp on each video input, achieving consistent black-level accuracy throughout all regions of composite vid ... read more

Intelop Announces Customizable TCP-Offload Engine at 2Gpbs with Integrated Ethernet MAC Silicon IP 

September 5, 2006 -- Intelop Corp. has announced development of the first TCP offload engine/TCP accelerator, with integrated Ethernet MAC running at 2 Gbps sustained rates. The IP core can be used in the appliances ranging from high-end ... read more

Fujitsu Adopts Cadence Encounter Timing System for Signoff Timing Analysis 

September 5, 2006 -- Cadence Design Systems, Inc. today announced that Fujitsu, Ltd. has adopted Cadence Encounter Timing System (ETS) for timing analysis in its implementation flow. The Encounter Timing System provides full-featured inte ... read more

Transaction-level Assertions Added to JEDA’S Native SystemC Assertion Tools 

September 5, 2006 -- JEDA Technologies, Inc. today announced the addition of Transaction-Level Assertions (TLA) capability to its NSCa (Native SystemC assertion) family of Native SystemC assertion-based verification automation tools. TLA ... read more

Cadence Announces Encounter Timing System for Advanced Timing Signoff Analysis 

September 5, 2006 -- Cadence Design Systems, Inc. has extended the capabilities of the Cadence Encounter digital IC design platform with the announcement of its Encounter Timing System. This new system provides designers a single source a ... read more

Altera Selects Cypress's High-Performance Video Equalizers for Video over IP Reference Design 

September 5, 2006 -- Cypress Semiconductor Corp. today announced that version 2.0 of Altera Corp.'s video over IP reference design employs Cypress SD/DVB-ASI Video Equalizers. The Altera Video over IP reference design leverages the ... read more

New Integrated Chip Enables Next Generation of DAB Enabled Digital Audio Products 

August 31, 2006 -- Frontier Silicon, Ltd. has launched a new advanced and highly integrated system-on-chip IC which will enable the next generation of DAB digital radio-based products. The Chorus 2 FS1020 chip is a new programmable DAB ba ... read more

Intersil Introduces Robust RS-485 Transceivers in Tiny MSOP Package 

August 30, 2006 -- Intersil Corp. has introduced the ISL317XE family of 3.3-V RS-485/RS-422 transceivers. This versatile nine-member family saves 50 to 70% of valuable board space and delivers full-featured IEC61000 ESD-protected transcei ... read more

National Semiconductor Expands Family of Precision Temperature Sensors with Patent-Pending TruTherm Technology 

August 30, 2006 -- National Semiconductor Corp. has introduced a family of high- precision, remote-diode temperature sensors that employ National's TruTherm thermal management technology with transistor-mode beta compensation. These new s ... read more

Analog Devices' Rail-to-Rail Comparators Include LVDS Outputs 

August 30, 2006 -- Analog Devices, Inc. (ADI) ADCMP60x family of rail-to-rail comparators is designed for applications that require high-speed, low power, rail-to-rail swing and high precision. The comparator family supports all prevailin ... read more

Jasper Design Automation Announces Immediate Availability of GamePlan Verification Planner as a Free Download 

August 30, 2006 -- Jasper Design Automation today announced immediate availability of GamePlan Verification Planner, a free downloadable tool that generates and tracks the progress of verification plans. The tool promotes easy collaborat ... read more

LSI and Micronas Deliver New High-Definition ATSC Reference Design 

August 30, 2006 -- LSI Logic Corp. and Micronas have announced the availability of a qualified reference design that provides all of the functionality required for a high-quality, feature-rich, flat-panel integrated digital TV (IDT ... read more

Microtronix Launches High Performance Multi-port SDRAM Memory Controller IP Core 

August 30, 2006 -- Microtronix Datacom, Ltd. has launched a high performance multi-port SDRAM memory controller IP core which the company claims boosts memory performance by more than 6 times over other standard memory controller IP cores ... read more

Intersil's Real-Time Clocks Provide Increased Security and Tamper Detection 

August 30, 2006 -- Intersil Corp. has introduced two new micropower real-time clock/ calendar devices. The ISL1219/21 are ideal for time stamping single events such as the moment a warranty is voided by the removal of a cover, or recurrin ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  4.577637