Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2005: Tuesday, May 21, 2013
One Design Fits All  
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

September 15, 2005 -- Although board designers have for years used FPGAs (field programmable gate arrays) to interconnect system components, the latest high-density devices are powerful enough to also replace the processors, memory, custom logic, and many peripherals of a typical embedded-system project. These new system-level or platform FPGAs allow designers to create standard hardware designs that they can tweak as new requirements emerge or that they can reconfigure for different applications.

For high-performance projects with parallel computation requirements, a single platform-FPGA-board design may replace a chassis full of conventional computer boards. Yet, with the amazing capabilities of these new devices, designers must carefully analyze performance, power, and cost boundaries to determine when FPGA designs make sense.

By Warren Webb, EDN Technical Editor


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: EDN Magazine, FPGAs,
563/16168 9/15/2005 7008 1072


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.563  0.234375