Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2005: Saturday, October 25, 2014
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 (160 Entries)
Crosstalk penalty in high-speed, serial-communication modules  by M/A-COM in EDN Magazine

June 23, 2005 -- Crosstalk penalty is degradation in receiver sensitivity due to electromagnetic susceptibility to conducted and emitted transmitter radiation. High-speed circuits make heavy use of dynamic circuits, which are particularly sens ... read more

Equivalency Checking Verifies Sequential Changes  by Calypto Design Systems, Inc. in eeDesign (EE Times EDA News)

June 20, 2005 -- Sequential equivalence checking gives designers another functional verification option. By proving equivalence between designs with sequential differences, all previous functional verification investment is leveraged acr ... read more

A Thermal-Aware IC Design Methodology  by Gradient Design Automation, Inc. in eeDesign (EE Times EDA News)

June 13, 2005 -- Technology scaling to 90nm and below brings higher performance and higher levels of on-chip functional integration. This scaling, however, has brought with it a variety of new or exacerbated issues, such as higher current and ... read more

Filters in a Nutshell: Spreadsheet Promotes Intuitive Feel  by Cypress MicroSystems, Inc. in EDN Magazine

June 9, 2005 -- When almost any electronic system passes a certain level of complexity, it requires some sort of filtering - often several types. However, many designers with a predominantly digital background may hesitate to tackle analog fil ... read more

Top-down Approach Speeds Mixed-Signal design  by Freescale Semiconductor, Inc. in eeDesign (EE Times EDA News)

June 6, 2005 -- Mixed-signal verification lies at the heart of a designer's constant battle between silicon accuracy and shorter development time. Silicon accuracy, essential to meeting performance parameters, is typically achieved in the desi ... read more

IP Reuse Gets a Reality Check  by VSI Alliance (VSIA) in Chip Design Magazine

June 1, 2005 -- Business drivers, such as improved time to market and better resource utilization, have become a significant factor in the system-on-a-chip (SoC) development process. The decisions that affect market windows and resource utiliz ... read more

A Tale of Two Languages: SystemC and SystemVerilog  by Cadence Design Systems, Inc. in Chip Design Magazine

June 1, 2005 -- Standard system languages, such as SystemVerilog and SystemC, promise to arm system architects, design engineers, and verification engineers with essential capabilities. Along with Verilog, these languages offer complementary c ... read more

In Search of an ESL Design Methodology  by Chip Design Magazine

June 1, 2005 -- The last two years were a period of struggle for electronic system level (ESL). Numbers were down, confusion was up, and a record number of users started building their own internal ESL CAD tools. The only good news was that th ... read more

Advantages Abound for a Conversion-Free, Low-Cost Path to Volume Production  by Xilinx, Inc. in Chip Design Magazine

June 1, 2005 -- As the semiconductor industry moves toward smaller process nodes, the cost of developing an ASIC is increasing exponentially. For example, designing a 90-nm ASIC requires an up-front NRE cost in excess of $1M. In addition to th ... read more

Manage Complexity in Nanometer SoC Designs  by Chip Design Magazine

June 1, 2005 -- The rapid increase in design complexity has become a serious limiting factor in nanometer system-on-a-chip (SoC) designs. This sharp increase is driven by two factors. One is the exponential rise in the number of devices integr ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.563  0.34375