Page loading . . .

  
 Category: News: News Archive 2007: Tuesday, May 21, 2013
Atheros Introduces High-Performance XSPAN Dual-Concurrent Wireless Router Solution  
 Printer friendly
 E-Mail Item URL

January 3, 2007 -- Atheros Communications, Inc. has launched its highest performance 802.11n solution to date. The AR5008AP-3NX2 chipset, combines Atheros XSPAN draft 802.11n technology with a powerful Wireless Network Processor Unit (WNPU), the Atheros AR7161. The chipset's concurrent operation in the 2.4-GHz and 5-GHz wireless LAN (WLAN) frequency bands delivers up to 600Mbps aggregate physical data rates and the flexibility to segregate application content into the channels that provide the best user experience.

The AR5008AP-3NX2 targets Atheros' retail, SOHO and enterprise networking customers that want to provide the highest wireless throughput, coverage and capacity. With up to 27 non-overlapping channels, end users can run numerous WLAN applications simultaneously while avoiding interference which often plagues networks operating solely in the 2.4-GHz frequency band. The combined 2.4- and 5-GHz channel capacity supports uninterrupted, jitter-free transmission of multimedia applications.

Home networks can maximize bandwidth capacity and avoid interference by segregating applications across the two frequency bands. With only three channels, the 2.4-GHz band is subject to high levels of congestion from legacy 802.11b/g products and interference from microwave ovens, cordless phones and Bluetooth devices. As such, the 2.4-GHz band is well-suited for applications less sensitive to bandwidth limitations and interference: Internet data traffic, streaming MP3s and wireless printing. The 5-GHz band with 24 channels, fewer legacy devices and virtually no interferers, is ideal for high-bandwidth, latency-sensitive applications that require uninterrupted throughput: HD video streaming, VoIP calls and multi-player online gaming.

The Microsoft Windows Vista operating system advocates use of dual-concurrent networks and the allocation of applications onto separate frequency bands based on throughput requirement, latency-sensitivity and interference in the network. In order for retail network routers to earn the Windows Vista Premium Certification logo, they must offer dual-concurrent operation, thus assuring users of the optimal home networking experience.

The Atheros AR5008AP-3NX2 chipset consists of dual AR5416 MAC/baseband ICs, the AR2133 and AR5133 radios and the AR7161 wireless network processor. The solution is based on Atheros' XSPAN with Signal-Sustain Technology, the unique 3x3 MIMO architecture that achieves significantly greater connection reliability and coverage. In addition to delivering superior 802.11n system performance, the AR7161 features dual 10/100/1000 Gigabit Ethernet ports, dual USB 2.0 and additional interfaces for video, audio and voice applications.

Availability

The AR5008AP-3NX2 chipset is currently sampling to key customers.

Go to the Atheros Communications, Inc. website to find additional information.

E-mail Atheros Communications, Inc. for more information.

Read more about
Atheros Communications, Inc.
on SOCcentral.com


Keywords: Atheros Communications, wireless routers, networking,
571/21304 1/3/2007 1071 128


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.4375