Page loading . . .

  
 Category: News: News Archive 2007: Saturday, May 25, 2013
Mitrion FPGA Supercomputing Platform Now Available with Xilinx Synthesis and Place-and-Route Software  
 Printer friendly
 E-Mail Item URL

January 16, 2007 -- Mitrionics, Inc., developer of the Mitrion Virtual Processor and software-centric Mitrion-C programming language for FPGA supercomputing acceleration, today announced its new Mitrion SDK (software developer's kit) XL that includes the Xilinx Integrated Software Environment (ISE) design suite.

The Mitrion SDK XL includes Xilinx synthesis and place-and-route software that interoperates with the Mitrion Platform. This will provide FPGA supercomputing application developers with a complete one-stop vendor solution for developing and deploying their Mitrion-accelerated applications onto systems utilizing Xilinx Virtex-4 FPGAs.

"The number of FPGA supercomputing application developers continues to grow in the areas of bioinformatics, government, and academic institutions," stated Anders Dellson, CEO of Mitrionics, Inc. "Because FPGA supercomputing applications are developed by researchers and software developers instead of hardware engineers, interoperability that allows them to work seamlessly between the Mitrionics and Xilinx development platform and tools is important and will be a key factor in broadening industry adoption."

"Mitrionics is addressing a real need in the marketplace with the Mitrion Virtual Processor, enabling developers to accelerate the performance of their supercomputing applications with Xilinx FPGAs," stated Steve Lass, Senior Director of Software Product Marketing at Xilinx. "FPGAs are rapidly expanding into HPC market segments through new computer systems, PCI boards and co-processor designs, and we look forward to continuing our close collaboration with Mitrionics as part of our ESL Initiative to extend its reach even further across new, growing industries."

FPGA Supercomputing is an exciting and growing market segment based on technology that enables processor performance acceleration 10x to 100x greater than traditional processors. Scientists, developers, and researchers strive to improve productivity by achieving faster performance in their supercomputing applications and lower power consumption in their systems. The software-centric Mitrion Platform is ideal for software developers, scientists, and researchers because it allows FPGA Supercomputing applications to be developed without any hardware circuit design skills. Key application areas that stand to benefit most from FPGA Supercomputing are bioinformatics, oil and gas, imaging, and financial industries.

About the Mitrion Platform and Mitrion Virtual Processor

The fine-grained, massively parallel Mitrion Virtual Processor is the core of the Mitrion Platform. It runs software written in the Mitrion-C programming language in FPGAs. This completely eliminates the need for the programmer to master hardware design. The Mitrion Virtual Processor has a unique architecture that lets it be adapted to each program it is running in order to maximize performance. Together with the Mitrion Software Development Kit (which includes an IDE, a Mitrion-C compiler, and a graphical debugger), it offers a unique solution for developing supercomputing applications for FPGAs on a true software level. It combines the performance of dedicated hardware with the programmability of parallel processors. This dramatically reduces the total development costs for FPGA-based software acceleration, and more importantly, enables the whole supercomputing industry to benefit from FPGA application acceleration.

Availability

The Mitrion SDK XL is available immediately from Mitrionics.

Go to the Mitrionics, Inc. website to find additional information.

E-mail Mitrionics, Inc. for more information.

Read more about
Mitrionics, Inc.
and
Xilinx, Inc.
on SOCcentral.com


Keywords: Mitrionics, FPGA supercomputing, development kits, synthesis, place and route, FPGAs, field programmable gate arrays, Xilinx,
571/21426 1/16/2007 2562 281


Designer's Mall
0.453125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.53125