Page loading . . .

  
 Category: News: News Archive 2007: Tuesday, May 21, 2013
Agilent Technologies' BSIM3 Model Extraction Package for CMOS Modeling Foundries Now Available   
 Printer friendly
 E-Mail Item URL

April 20, 2007 -- Agilent Technologies, Inc. has announced shipment of the enhanced BSIM3 Model Extraction Package for use with Agilent's IC Characterization and Analysis Program (IC-CAP) device modeling software. The new BSIM3 package contains the same speed and efficiency featured in the newer BSIM4 and PSP extraction modules and can also reduce CMOS device model extraction times from weeks to days.

IC-CAP software is a modeling software tool with a comprehensive extraction methodology for all three of the standard CMOS device models: BSIM3, BSIM4 and PSP. Although the more advanced BSIM4 and PSP CMOS models are used today for sub-micron MOS processes, the simpler BSIM3 model is still widely used for large-volume and less-advanced MOS applications.

The new BSIM3 package completes a comprehensive Agilent suite of CMOS modeling solutions that includes the BSIM4 and the most recent PSP Modeling Extraction Packages. It includes an extraction technology that employs physical-based extraction steps rather than time-consuming and unreliable manual tuning. With the BSIM3 package modelers can characterize a full CMOS process in just two days, down from an average industry time of 10 days. The BSIM3 package also uses a variety of advanced graphical and analysis tools to boost efficiency. Customizable architecture allows the user to optimize the extraction flow for a specific process to achieve maximum efficiency and accuracy during subsequent extractions.

Pricing and Availability

The Agilent BSIM3 Model Extraction Package is available now as a downloadable update to the current IC-CAP 2006B release, with prices starting at approximately $22,000.



Go to the Agilent EEsof EDA website for details.

E-mail Agilent EEsof EDA for more information.

Read more about
Agilent EEsof EDA
on SOCcentral.com


Keywords: Agilent Technologies, Agilent EEsof EDA, parasitic extraction, device characterization, models, modeling, EDA tools,
571/22473 4/20/2007 1394 312


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.4697266