August 27, 2007 -- Cadence Design Systems, Inc. today announced a comprehensive commercially available verification kit for wireless and consumer system-on-chip (SOC) design, enabling engineers to adopt advanced verification techniques with reduced risk and deployment effort and meet time-to-market requirements. The Cadence SoC Functional Verification Kit provides an end-to-end methodology that extends from block-level verification to chip- and system-level advanced verification and includes automated methodologies for implementation and management. The kit provides complete example verification plans, transaction-level and cycle-accurate models, design and verification IP, scripts and libraries — all proven on a wireless segment representative design and delivered through applicability consulting.
"The Cadence SoC Functional Verification Kit is just what is needed for today's feature rich SOC designs," said Chang-Soo Kim, CTO at Kairos Logic Co., Ltd. "In working with the kit, we can see the tremendous time savings the kit provides with its pre-build verification environment, IP and working examples. We believe the delivery mechanism using verification experts is a fantastic way to ensure risk reduction through deep comprehension of the Incisive Plan to Closure coverage driven methodology."
"Functional verification of SOC designs is one of the most difficult and time-consuming challenges our semiconductor and systems partners face today," said Graham Budd, Executive Vice President and General Manager of the Processor Division at ARM. "Through the kits initiative and ARM collaboration, the Cadence SoC Functional Verification Kit directly addresses these challenges and helps our mutual customers get their products to market more efficiently."
The applicability consulting included with the kit provides complete and interactive guidance for performing predictable and repeatable verification of blocks, clusters, full chips, and SoCs, and enables design teams to quickly and easily adopt the Cadence Incisive Plan-to-Closure Methodology.
The SoC Functional Verification Kit includes design and verification IP from Cadence and third parties, including an accurate high-speed model of the ARM968E-S processor, AMBA PrimeCell IP including interconnect and peripherals, and the ARM RealView Development Suite debugger, USB 2.0 from ChipIdea, and 802.11 from WiPro. The kit includes three main flows: architectural, RTL block to chip, and system-level. Users can implement the entire kit as an integrated flow, or may select flows individually. Also included are 13 workshop modules and over 40 hands-on labs which engineers can use to incrementally improve their verification productivity.
The Cadence Incisive Plan-to-Closure Methodology will support the Open Verification Methodology or OVM in Q4 this year. The OVM is based on Cadence's Incisive Plan-to-Closure URM module and Mentor's Advanced Verification Methodology module.
Go to the Cadence Design Systems, Inc. website to find additional information.