Page loading . . .

  
 Category: News: News Archive 2007: Friday, November 28, 2014
Microchip Technology Announces New PIC18F4XK20/ 2XK20 8-bit Microcontroller Family  
 Printer friendly
 E-Mail Item URL

September 19, 2007 -- Microchip Technology, Inc. has announced the first eight members of the PIC18F high-performance 8-bit microcontroller family to take advantage of Microchip's latest process technology. This new family of microcontrollers sets a new benchmark for lower power consumption, low cost and high-performance operation. To control power consumption, the new 28-, 40- and 44-pin microcontrollers provide nanoWatt Technology features that include power-managed modes, an operating voltage range of 1.8V to 3.6V and efficient on-chip peripherals. Additionally, speeds of 16MIPS (64MHz) can be achieved at 3-V operation from the internal oscillator, offering high performance while maintaining low power consumption. All of these features make the PIC18F4XK20/2XK20 family ideally suited for general-purpose control, and a broad range of battery-operated or low-power applications.

Key features

Enhanced on-chip peripherals available with the PIC18F4XK20/2XK20 family include a software-selectable, precision 16-MHz internal oscillator with phase lock loop (PLL); a master synchronous serial port (I2C/SPI) module with address masking; a four-channel, 10-bit enhanced capture/compare pulse-width modulation module with PWM steering capability; up to 14 10-bit analog-to-digital conversion channels with a 1.2V fixed voltage reference; and dual rail-to-rail comparators. Other key features include:
  • Up to 64kBytes of Flash program memory
  • Up to 3,936Bytes of RAM
  • Up to 1,024Bytes of data EEPROM memory
  • Programmable brown-out reset, with a software-enable option
  • Extended watchdog timer
  • Enhanced low-power Timer 1
  • EUSART with LIN compatibility
  • Two-speed oscillator start-up

To reduce time-to-market, all eight members of the PIC18F4XK20/2XK20 microcontroller family are supported by Microchip's standard, high-performance development systems, including: the free MPLAB Integrated Development Environment (IDE) with Visual Device Initializer, the MPLAB C18 C Compiler, the MPLAB ICD 2 In-Circuit Debugger, and the $49.99 PICkit 2 Debug Express.

Availability

With prices starting at $1.56 each in 10,000-unit quantities, the eight-member PIC18F4XK20/2XK20 family is offered in the following package options: 28-pin PDIP, SOIC, SSOP and QFN, 40-pin PDIP, and 44-pin TQFP and QFN. Availability is as follows:

PIC18F45K20, PIC18F25K20, PIC18F44K20, PIC18F24K20: now sampling and volume production is expected in the fourth calendar quarter of 2007
PIC18F46K20, PIC18F26K20: now sampling
PIC18F43K20, PIC18F23K20: sampling is expected in the fourth calendar quarter of 2007

Go to the Microchip Technology, Inc. website to find additional information.

E-mail Microchip Technology, Inc. for more information.

Read more about
Microchip Technology, Inc.
on SOCcentral.com


Keywords: Microchip Technology, PIC microcontrollers, MCUs,
571/23736 9/19/2007 885 156
Designer's Mall

0.453125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.515625