Page loading . . .

  
 Category: News: News Archive 2007: Friday, May 24, 2013
Aragio Offers Suite of Programmable GPIO I/O Libraries Supporting 65-nm Chartered Common Platform Technology  
 Printer friendly
 E-Mail Item URL

November 5, 2007 -- Aragio Solutions announced today the immediate availability of silicon-proven I/O libraries for the 65-nm Common Platform technology process available from Chartered Semiconductor Manufacturing, Ltd.. This latest development extends the relationship between Aragio and Chartered, which has spanned numerous process technology nodes. The breadth of programmable GPIO I/O, complex I/O and analog and mixed-signal intellectual property (IP) spans CMOS processes from 350nm to 65nm.

The 65-nm programmable GPIO I/O library offering, augmented by a suite of specialty and system interface circuit I/O library pad sets, has been utilized by customers worldwide. Aragio developed its unique ESD protection and high latch-up immunity approach to be compatible with a full I/O library solution and provides IC designers with a selection of I/O library options available to design their entire ASIC/ SoC I/O pad frame design. Aragio's ESD protection and integrated circuit technology allows for silicon-efficient I/O libraries now being designed into many ASIC/ SOC products.

Aragio released a comprehensive set of 65-nm programmable GPIO I/O libraries for both 2.5-V and 3.3-V operation. Each of these I/O libraries operates over a wide voltage range from 1.5V to 2.5V for the 2.5-V I/O libraries and 1.8V to 3.3V for the 3.3-V I/O libraries. The libraries include an extensive set of programmable and selectable features that include drive strength control, slew rate control and selectable input capability.

The I/O libraries are offered in staggered and a very silicon-efficient inline pad configuration. Furthermore, Aragio has released an offering of complex I/O library solutions including SSTL_2 Class I/II, SSTL_18, LVDS I/O, SubLVDS I/O, Ethernet MII/RMII driver, Ethernet GMII/RGMII driver, I2C driver, CE-ATA driver, USB 1.1, and USB 2.0 PHChartered Semiconductor Manufacturing Y Interface I/O library pads sets for the 65-nm process. This 65-nm I/O library offering now provides a complete I/O library solution to enable a variety of product applications found in the consumer, communications, commercial data processing and home office computing environments.

Aragio's library deliverables include industry-standard EDA tool views and models.

Aragio's I/O library solutions in the Common Platform technology 65-nm CMOS process technology from Chartered are available today with all metallization options supported by Chartered to qualified customers who have signed a license agreement.

Go to the Aragio Solutions website to find additional information.

E-mail Aragio Solutions for more information.

Read more about
Aragio Solutions
and
Chartered Semiconductor Manufacturing, Ltd.
on SOCcentral.com


Keywords: Aragio Solutions, Chartered Semiconductor Manufacturing, Common Platform technology, ASIC design, I/O libraries, IP, intellectual property, cores,
571/24195 11/5/2007 824 149


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.46875