Page loading . . .

  
 Category: News: News Archive 2007: Tuesday, May 21, 2013
QuickLogic’s Military-Temperature Configurable Technology Achieves Volume Production  
 Printer friendly
 E-Mail Item URL

December 19, 2007 -- QuickLogic Corp. has now achieved volume production of its QL1P1000 in a mil-spec temperature rating. The QL1P1000 is a member of the PolarPro family of programmable solution platforms, containing up to 1 million gates of the industry’s lowest power configurable technology.

The QL1P1000 platform offers the reliability and capacity needed for the most demanding military applications, supporting the full mil-spec temperature range of -55º to +125ºC. The platform also addresses the shock and vibration requirements of military and avionics applications by employing robust packaging to reduce sensitivity to mechanical stress. The platform is non-volatile and does not require an external configuration memory, nor can it be read after programming. Keeping design details and security codes embedded in the platform completely unexposed to the outside world underscores the fact that the platform is virtually impossible to reverse-engineer, clone, or tamper with.

Availability

The PolarPro QL1P1000 is available immediately.

Go to the QuickLogic Corp. website to find additional information.

E-mail QuickLogic Corp. for more information.

Read more about
QuickLogic Corp.
on SOCcentral.com


Keywords: QuickLogic, PolarPro FPGAs, field programmable gate arrays, mil-spec,
571/24609 12/19/2007 3310 148


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.46875