Page loading . . .

  
 Category: News: News Archive 2007: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2323 Entries)
Atmel Extends its AVR 32-bit MCU Family 

June 20, 2007 -- Atmel Corp. has introduced a second family based on the AVR32 UC core 32-bit Flash microcontroller with DSP extensions. Developed for low power PC-centric applications, the AVR32 UC3B Series of MCUs has Full-Speed (12Mbps ... read more

Atmel Offers Free Development Software for Its AVR 32-bit Microcontrollers 

June 20, 2007 -- Atmel Corp. has just released AVR32 Studio, which ties together the entire tool-chain for code development for the AVR32 AP7 and UC3 families. AVR32 Studio integrates with the AVR32 GNU toolchain including GCC for buildin ... read more

QuickLogic Expands Storage Solution Portfolio with Compact Flash Host Controller 

June 20, 2007 -- QuickLogic Corp. has announced an addition to its integrated programmable connectivity solution portfolio targeting mobile devices. The company has released a full Compact Flash host controller to provide designers with s ... read more

RadioFrame Networks License CEVA-X DSP Core and Subsystem to Power Femtocell 2G/3G Wireless Base Stations 

June 20, 2007-- CEVA, Inc. announced today that RadioFrame Networks has licensed the CEVA-X1620 DSP core and CEVA-XS1200 subsystem for the development of next-generation femtocell base stations. RadioFrame Networks is a leader in IP-based ... read more

Nominations Requested for EDA Industry's Prestigious Phil Kaufman Award  Featured

June 20, 2007 -- Nominations for this year's recipient of the Phil Kaufman Award for Distinguished Contributions to Electronic Design Automation, sponsored by the EDA Consortium (EDAC) and IEEE Council on EDA (CEDA), are being accepted until Fri ... read more

Xilinx Announces Immediate Availability of TD-SCDMA Digital Front-End Reference Design 

June 20, 2007 -- Xilinx, Inc., in partnership with the radio algorithm developer, Multiple Access Communications (MAC), Ltd., today announced the immediate availability of a TD-SCDMA Digital Front End (DFE) reference design solution based ... read more

MOSAID Licenses Patent Portfolio to Taiwan's Etron Technology 

June 20, 2007 -- MOSAID Technologies, Inc. today announced that it has licensed the company's patent portfolio to Etron Technology, Inc. of Taiwan, a leading designer and supplier of random access memory and system-on-chip (SOC) ... read more

Solarflare Communications Tapes Out 10-Gigabit Ethernet Controller Chip Using Synopsys IC Compiler 

June 20, 2007 -- Synopsys, Inc. today announced that Solarflare Communications, Inc. has taped out its new 90-nm 10-Gbit (Gb) Ethernet controller using the Synopsys IC Compiler place-and-route solution. Earlier this year, Solarflare annou ... read more

Securics Chooses Impulse Accelerated's Optimizing C-to-FPGA Compiler for Advanced Vision System 

June 20, 2007 -- Impulse Accelerated Technologies, Inc. today announced that Securics, Inc. has chosen the Impulse CoDeveloper Optimizing C-to-FPGA compiler for the development of multiple advanced imaging and biometrics systems. Using th ... read more

Ramtron Expands FRAM-Enhanced MCU Family with Industry Standard, 8051-Based Drop-In 

June 19, 2007 -- Ramtron International Corp. has launched the VRS51L3174, an 8051-based microcontroller with 8kBytes of nonvolatile FRAM memory that drops into industry standard 44-pin QFP sockets for easy device migration. Ramtron has ad ... read more

TrendChip Technologies Licenses MIPS32 24KE and MIPS32 34K Cores for Cutting-Edge Broadband Access Solutions 

June 19, 2007 -- MIPS Technologies, Inc. today announced that TrendChip Technologies Corp., a leading Taiwan-based developer of ADSL chipsets, has licensed the MIPS32 24KE and multi-threaded MIPS32 34K processor cores for next-gene ... read more

Aftek Becomes Tensilica Configurable Processor Authorized Design Center 

June 19, 2007 -- Tensilica, Inc. announced that Aftek, Ltd. is now an authorized Design Center partner for customers using Xtensa configurable processors, Diamond Standard Processors, and the Xtensa HiFi 2 Audio Engine in their SOC (syste ... read more

Arteris Completes $8.1M Series B Investment Round 

June 19, 2007 -- Arteris SA has completed its Series B round of investment, raising $8.1 million to help fund future growth. The round was led by Synopsys, Inc. and Arteris' original investors (Crescendo, TVM Capital and Ventech) also par ... read more

Rambus XDR Memory Architecture Adopted in Texas Instruments DLP Projector System 

June 19, 2007 -- Rambus, Inc. today announced that its XDR memory architecture has been adopted in Texas Instruments, Inc.'s DLP technology. Projectors powered by the DLP chip utilizing the XDR memory architecture provide outstanding ima ... read more

SensorDynamics Delivers First-Time-Right Silicon with Virtuoso Platform and Incisive Enterprise Specman Technologies 

June 19, 2007 -- The Cadence Design Systems, Inc. Virtuoso custom design platform has been used by SensorDynamics, a company that focuses on sensor system solutions for automotive and industry applications, for its latest chip designed fo ... read more

Synopsys Announces Virtual Platform for Marvell's PXA3xx Application Processors 

June 19, 2007 -- Synopsys, Inc. has announced the availability of the DesignWare VPXA3 Virtual Platform for development of smartphones, hand-held and consumer electronics devices that use Marvell PXA3xx XScale technology next-generation a ... read more

Synopsys Improves Sign-Off Accuracy for Advanced SOC Designs through Collaboration with NEC Electronics 

June 19, 2007 -- Synopsys, Inc. today announced that NEC Electronics Corp. has adopted Synopsys' PrimeTime advanced on-chip variation (AOCV) analysis technology for its advanced system-on-chip (SOC) designs. The PrimeTime AOCV technology ... read more

Tensilica Enhances Reference Flow with Cadence Encounter RTL Compiler 

June 19, 2007 -- Cadence Design Systems, Inc. and Tensilica, Inc. have announced that Tensilica, Inc. incorporated Cadence Encounter RTL Compiler with global synthesis in its CAD flow which supports both Diamond and Xtensa cores. E ... read more

Xilinx Announces Scalable LogiCORE FlexRay Controller IP 

June 19, 2007 -- Xilinx, Inc. has announced immediate availability of the single-channel LogiCORE FlexRay controller IP, optimized for the Xilinx Automotive (XA) Spartan-3 generation devices. FlexRay, a time-triggered and deterministic c ... read more

IP Cores Announces Low-Latency Fast Fourier Transform IP Cores 

June 19, 2007 -- IP Cores, Inc. has announced three compact FFT IP cores to support OFDM-based communication standards such as WiMAX, MBOA, and IEEE 802.11. The new FFT1024-4, FFT1024-8, and FFT64 IP cores enable system-on-chip (SOC) vendors to ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  4.375