Page loading . . .

  
 Category: News: News Archive 2007: Thursday, May 23, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2323 Entries)
Alma Technologies Launches Its New Generation JPEG 2000 Encoder Core 

June 11, 2007 -- Alma Technologies SA new generation JPEG2k-E IP core is faster, requires no external processing, adds significant features, and is customizable and highly scalable. Built on already-proven code, the new generatio ... read more

AMI Semiconductor Successfully Tapes Out Design Using Conformal Constraint Designer for Signoff 

June 11, 2007 -- Cadence Design Systems, Inc. today announced that AMI Semiconductor, Inc. (AMIS) has adopted Cadence Encounter Conformal Constraint Designer XL as its ASIC timing constraint signoff tool, after proving the technology by t ... read more

Sidense Qualifies 1T-Fuse in UMC's 130-nm Process 

June 11, 2007 -- Sidense has qualified its logic non-volatile memory (NVM) intellectual property (IP) in UMC's 130-nm standard logic CMOS process. By qualifying the NVM IP, a valuable memory addition to the foundry's IP Alliance Program, UMC's c ... read more

STMicroelectronics Unveils New 32-bit MCU Family Powered by ARM Cortex-M3 Core 

June 11, 2007 -- STMicroelectronics has announced a new family of 32-bit Flash microcontrollers based on the ARM Cortex-M3 core, with features specifically designed for embedded applications requiring a combination of high perform ... read more

Two Korean Universities License Tensilica's Xtensa Configurable Processor 

June 11, 2007 -- Two Korean universities have licensed its Tensilica, Inc.'s Xtensa configurable processor. The CoSoC (Center of System on Chip design technology) of Seoul National University is using the Xtensa processor in the classroom ... read more

Luminary Micro Launches 27 Stellaris Microcontrollers 

June 7, 2007 -- Luminary Micro, Inc., creators of the Stellaris Cortex-M3-based microcontrollers (MCUs), has introduced 27 new Stellaris microcontrollers, bringing new networking capabilities for real-time applications in motion control, ... read more

EDA Leaders Team with MIPS Technologies to Support New High-performance MIPS32 74K Core Family 

June 7, 2007 -- MIPS Technologies, Inc. will join with Cadence Design Systems, Inc., Magma Design Automation, Inc., Mentor Graphics Corp., and Synopsys, Inc. to provide EDA software and tools support for its new high-performance MIPS32 74 ... read more

CoWare, AXE, and BeatCraft Integrate CoWare Virtual Platform, axLinux and JAKAR Media Framework 

June 5, 2007 -- CoWare, Inc., AXE, Inc. (a supplier of software products and development services for developers of mobile and home appliance devices), and BeatCraft, Inc. (a supplier of Linux and Windows software solutions focused on emb ... read more

Digital Blocks Extends DB9000 TFT LCD Controller IP Core Family to Support AMBA 2.0 Interconnect 

June 6, 2007 -- Digital Blocks, Inc. has announces the DB9000AHB TFT LCD Controller IP Core. The DB9000AHB IP Core targets system-on-chip (SOC) ASSP, ASIC, and FPGA designs containing ARM embedded processors and the AMBA 2.0 AHB on-chip b ... read more

CLK Design Automation Links Verific Hardware Component Software to New Amber Timing Analysis Solution 

June 6, 2007 -- CLK Design Automation, Inc. has linked its Amber Analyzer true threaded and incremental static timing and signal integrity (SI) analysis solution, to Verific Design Automation's Hardware Description Language (HDL) Componen ... read more

PMC-Sierra Announces 6-Gbps SAS RAID-on-Chip Controller for Volume Server Market 

June 5, 2007 -- PMC-Sierra, Inc. today announced the PM8010 SRC 8x6G, a 6-Gbps RAID-on-Chip (RoC) controller for next generation server architectures. The RAID controller targets the x86 volume server segment, which represented almost sev ... read more

Realtek Achieves Low-Power Functional Closure Using Cadence Logic Design Team Solution 

June 5, 2007 -- Cadence Design Systems, Inc. today announced that Realtek Semiconductor Corp. has completed an aggressive low-power design using the Cadence Logic Design Team Solution. With the Cadence Incisive Design Team Manager ... read more

Cadence QRC Extraction Tool Qualifies on TSMC's 45-nm Process Technology 

June 6, 2007 -- Cadence Design Systems, Inc. and TSMC (Taiwan Semiconductor Manufacturing Company) today announced the availability of the Cadence QRC Extraction tool for parasitic extraction for TSMC's 45-nm process technology. Ca ... read more

Xilinx Cuts Development Time for Hand-Held Devices with New Low-Cost CoolRunner-II Starter Kit 

June 5, 2007 -- Xilinx, Inc. today announced immediate availability of its low-cost CoolRunner-II CPLD starter kit for prototyping high volume, ultra low-power applications such as handheld devices, smartphones, motor control interface, a ... read more

Synopsys Launches VMM Catalyst Program with More than 50 Member Companies 

June 5, 2007 -- Synopsys, Inc. has announced its VMM Catalyst Program to further accelerate widespread adoption and support of the VMM verification methodology for SystemVerilog. Focusing on the methodology described in the Verification M ... read more

Mentor Graphics Collaborates with TSMC to Provide Advanced DFM Capabilities in Reference Flow 8.0 

June 5, 2007 -- Mentor Graphics Corp. and TSMC (Taiwan Semiconductor Manufacturing Company) today announced that Mentor's design-for-manufacturing (DFM) and design-for-test (DFT) tools have been incorporated into TSMC Reference Flo ... read more

Sonics Add Capabilities to Enhance ESL Support 

June 5, 2007 -- Sonics, Inc. has announced the general availability of SonicsStudio version 4.6, which adds significant capabilities to support ESL design using the SystemC language. This enhanced version of SonicsStudio is a key componen ... read more

VSIA Quality IP Metric Now Includes Verification IP extension  Featured

June 5, 2007—The VSI Alliance (VSIA) today announced the public release of Quality IP (QIP) Metric version 4.0, which now includes the verification IP (VIP) extension, is available for free download. Industry-leading companies ... read more

ON Semiconductor Introduces HighQ Copper on Silicon Integrated Passive Device Process Technology and IPD Product Design Tools 

June 5, 2007 -- ON Semiconductor has announced the expansion of its advance process technology offerings to include HighQ copper (Cu) on silicon (Si) integrated passive device (IPD) manufacturing services. This 8-inch wafer technology del ... read more

IBM Delivers Chip Technology Innovations to Market 

June 5, 2007 -- IBM today announced new semiconductor products that leverage several IBM-generated chip technology breakthroughs. One of these offerings, IBM's new Cu-45 High Performance Custom Chip (ASIC), represents the commercial intro ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  4