Page loading . . .

  
 Category: News: News Archive 2007: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2323 Entries)
Memory IP Characterization for 45-nm Technology and Below 

May 18, 2007 -- Legend Design Technology, Inc. has announced that its CharFlo-Memory!, an automatic memory characterization tool suite, has been upgraded with new capabilities for the designs of 45nm and below. The new release addresses ... read more

New Supervisors from Catalyst Deliver Industry-Standard Performance with More Pin Configuration Options 

May 18, 2007 -- Catalyst Semiconductor, Inc. has expanded its family of voltage supervisors with four new devices that give designers industry-standard performance for monitoring the power supply (Vcc) status of a microprocessor, microcon ... read more

Leading Fabless IC Company Chooses PLDA PCIe Gen II Solution for Next-Generation 65-nm Products 

May 18, 2007 -- PLDApplications (PLDA) today announced that it is releasing its PCI Express Gen II IP solution, and has secured an ASIC design-win from a leading fabless company. The PCI Express Generation II product features double the t ... read more

Axiom Enhances Products and Expertise Through Acquisition of SysChip Design Technologies 

May 18, 2007 -- Axiom Design Automation has announced the acquisition of SysChip Design Technologies, a privately held verification tools and services company, headquartered in Bangalore, India.

"SysChip has successfully developed ... read more

Synopsys Switch IP for PCI Express Passes PCI-SIG Compliance Testing 

May 17, 2007 -- Synopsys, Inc.'s DesignWare Switch intellectual property (IP) for PCI Express has passed compliance testing at the PCI-Special Interest Group (PCI-SIG) Compliance Workshop. Compliance helps ensure interoperability while mi ... read more

Open-Silicon Adopts Synopsys DFT MAX to Lower the Manufacturing Cost of ASICs 

May 17, 2007-- Synopsys, Inc. today announced that Open-Silicon, Inc. has adopted Synopsys' DFT MAX scan compression solution to substantially reduce the cost of testing ASICs. DFT MAX lowers test costs by significantly reducing th ... read more

Duolog Technologies Releases BitWise SPIRIT Compliant Register Management Tool 

May 17, 2007 -- Duolog Technologies today announced the release of BitWise, a high performance and flexible environment for capturing and generating register and memory map information for large SOCs. BitWise enables SOC verification and ... read more

Nu Horizons Electronics Expands Distribution Relationship with Xilinx into Australia and New Zealand 

May 16, 2007 -- Nu Horizons Electronics Corp.has announced the expansion of its long-standing authorized distribution agreement with Xilinx, Inc. into Australia and New Zealand. This agreement augments the existing relationship bet ... read more

ON Semiconductor Introduces Resonant Mode Controller for Reliable, Highly Efficient Switch Mode Power Supplies 

May 16, 2007 -- ON Semiconductor has introduced the NCP1396, a high performance resonant mode controller featuring built-in high side and low side MOSFET drivers. The device enables compact design of reliable and highly efficient power su ... read more

TI Boosts Voice Quality with Telinnovation Echo Canceller Solution for Carrier Infrastructure 

May 16, 2007 -- Texas Instruments, Inc. (TI) has deployed its Telinnovation echo canceller software across several digital signal processor (DSP) platforms including the carrier infrastructure optimized TNETV3020, as well as TMS320C64x- a ... read more

Tensilica Announces Industry's First MP3 Decoder Under 6MHz  

May 16, 2007 -- Tensilica, Inc. today announced that it has optimized the MP3 decoder for its Xtensa HiFi 2 Audio Engine and Diamond Standard 330HiFi processor core. This MP3 decoder now runs at the lowest power and is the most efficient ... read more

S2C Partners with Verific Design Automation to Support SOC Design 

May 16, 2007 -- Verific Design Automation, Inc. today announced that S2C, Inc. has adopted its hardware description level (HDL) Component Software to serve as the RTL front end for S2C's newest line of FPGA-based electronic system ... read more

Denali Announces Availability of PCI Express I/O Virtualization Solutions 

May 16, 2007 -- Denali Software, Inc. has announced the availability of design cores and verification IP which support the preliminary I/O virtualization (IOV) specifications from the PCI-SIG. IOV is a key technology that enables systems ... read more

Realtek Expedites ASIC Design with Synopsys Design Compiler Topographical Technology 

May 16, 2007 -- Synopsys, Inc. today announced that Realtek Semiconductor Corp. has adopted Synopsys' Design Compiler topographical technology to reduce the design cycle time for its communications network, computer peripheral and multime ... read more

Carbon to Introduce Revolutionary Performance Technology 

May 16, 2007 -- Carbon Design Systems will be introducing new performance technology at this year's Design Automation Conference. This new technology, called Carbon OnDemand, automatically improves the performance of system platforms cont ... read more

Intersil's Passive Matrix OLED Boost Regulator Combines High Current Output, Efficiency, Fault Protection and Integrated Schottky Diode 

May 16, 2007 -- Intersil Corp. has announced the release of the ISL97701 boost regulator. By combining high current output, an integrated Schottky diode and fault protection, Intersil provides the most complete boost regulation solution f ... read more

CriticalBlue Announces Multicore Methodology for Single Threaded Software 

May 16, 2007CriticalBlue has added multicore development capability to its Cascade coprocessor synthesis solution. The company’s programmable coprocessor methodology enables multicore platform design while eliminating the need to redev ... read more

SAES Getters and STMicroelectronics to Integrate Their Technologies for Multi-Axis MEMS Gyroscopes 

May 16, 2007 -- The SAES Getters Group, a leader in getter technology for high vacuum applications, and STMicroelectronics have signed a cooperation agreement that will support development and production of next-generation MEMS gyroscopes. STMi ... read more

Synopsys Unveils Certified Hi-Speed USB On-the-Go nanoPHY IP for TSMC'S 65-nm Process 

May 15, 2007 -- Synopsys, Inc. has announced that its DesignWare USB 2.0 nanoPHY is the first USB 2.0 PHY intellectual property (IP) for TSMC's 65-nm process to successfully pass the USB Implementers Forum Hi-Speed On-the-Go (OTG) PHY cer ... read more

Cadence Introduces Complete Custom IC Simulation and Verification Solution 

May 15, 2007 -- Cadence Design Systems, Inc. has unveiled Cadence Virtuoso Multi-Mode Simulation (release MMSIM 6.2), the first end-to-end simulation and verification solution for custom ICs that uses a common, fully integrated database ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  3.96875