Page loading . . .

  
 Category: News: News Archive 2007: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2326 Entries)
Cypress Introduces Programmable Clock Generator with Sub-75-ps Jitter 

May 15, 2007 -- Cypress Semiconductor Corp. has introduced a low-jitter, single-chip programmable clock generator. The new CY22180 clock offers a low period and cycle-to-cycle jitter output of below 75ps for its entire output frequency ra ... read more

CebaTech Announces GZIP Family of CebaIP Cores for Efficient High Speed Compression and Decompression 

May 15, 2007 -- CebaTech, Inc. has announced the availability of the GZIP family of CebaIP Cores. The GZIP family provides comprehensive, standards-based, lossless data compression for use in storage and data networking ASICs and FPGAs. I ... read more

Cadence Selects Wipro-NewLogic's Wireless LAN IP for Low-Power Methodology Kit 

May 15 , 2007 -- Cadence Design Systems, Inc. has chosen Wipro-NewLogic, the semiconductor IP business unit of Wipro Technologies, to license Wipro-NewLogic’s IEEE 802.11 a/b/g MAC and Modem for integration into its Low-Power Metho ... read more

InterDigital Licenses CEVA-TeakLite DSP Core for Multi-Mode Baseband Platform IP 

May 14, 2007 -- CEVA, Inc. today announced that InterDigital Communications Corp. has licensed the CEVA-TeakLite DSP core for its advanced multi-mode baseband platform solutions. Under the terms of the agreement, InterDigital and its cust ... read more

Dongbu HiTek Adds ARM926EJ-S Processor to IP Portfolio 

May 14, 2007 -- Dongbu HiTek today announced it has licensed the ARM926EJ-S processor to include in its expanding intellectual property (IP) portfolio. Optimized for Dongbu’s processing at the 130-nm node, the newly added ARM IP enables r ... read more

GDA Technologies Collaborates with AMD to Develop Home Cinema Design 

May 14, 2007 -- GDA Technologies, Inc. has announced its successful collaboration with AMD to create a new reference design that OEMs can leverage to quickly bring to market an AMD LIVE! Home Cinema. As part of the popular AMD LIVE! solut ... read more

IDT Introduces Synchronous Mobile Multimedia Interconnect for High-End Mobile Handsets and Personal Digital Assistants 

May 14, 2007 -- Integrated Device Technology, Inc. (IDT) has introduced the first synchronous Mobile Multimedia Interconnect (M2I), fully-optimized for multimedia applications in high-end mobile handsets and personal digital assistant dev ... read more

Accellera Approves High Performance Electronic Design Verification Standard  Featured

May 14, 2007 -- Accellera today announced that its Board of Directors, representing systems, semiconductor and design tool member companies, approved Accellera's Standard Co-Emulation Modeling Interface (SCE-MI) 2.0 specification as an Ac ... read more

Aldec Delivers Prototyping Solution for Actel RTAX-S Space FPGA Designs 

May 14, 2007 -- Aldec, Inc. has announced the availability of the RTAX-S Prototyping Board for Actel Corp.'s radiation-tolerant RTAX-S FPGAs. Easing the prototyping process of space-flight systems, the new RTAX-S Prototyping Board ... read more

Mentor Graphics Expands Questa Functional Verification Platform and Targets Low-power Designs 

May 14, 2007 -- Mentor Graphics Corp. has expanded the comprehensive Questa verification solution, which combines tools, methodology and industry partners to deliver a new level of verification productivity and efficiency to today's desig ... read more

ChipVision ESL Technology Enables Interactive Creation of RTL Code Optimized for Low Power Consumption 

May 14, 2007 -- ChipVision Design Systems AG has announced patented electronic system level (ESL) technology that lets RTL designers work interactively with system-level descriptions to generate power-optimized RTL code. It creates implem ... read more

Cypress to Sell PSRAM Business to Taiwan's ESMT 

May 14, 2007 -- Elite Semiconductor Memory Technology, Inc. (ESMT) and Cypress Semiconductor Corp. have announced a technology transfer agreement under which ESMT will acquire Cypress's Pseudo Static Random Access Memory (PSRAM) pr ... read more

Cosmic Circuits and SinoStar Partner for Analog IP in China 

May 14 2007 -- Cosmic Circuits Pvt., Ltd. has announced its partnership with SinoStar Technologies as a representative for Cosmic Circuits in Taiwan and Greater China. Cosmic Circuits engages with customers world-wide and this partnershi ... read more

Wi-LAN to Acquire Tri-Vision International 

May 14, 2007 -- Wi-LAN, Inc. and Tri-Vision International, a supplier of V-chip technology, multi-media and cable television technologies, have signed a definitive acquisition agreement whereby Wi-LAN will acquire Tri-Vision, consi ... read more

44th Design Automation Conference Announces Third Integrated Design Systems Workshop 

May 15, 2007 -- The Design Automation Conference (DAC) will offer an Integrated Design Systems Workshop on Monday, June 4, 2007. Titled "Models for Design and Manufacturing - How Modeling Challenges are Touching Every Aspect of IC Design, ... read more

STATS ChipPAC Establishes R&D Facility for Next Generation Integration Technology 

May 14, 2007 -- STATS ChipPAC, Ltd. has established a new research and development facility located in Singapore which will be dedicated to developing next generation technology including through silicon via (TSV) and microbump bonding fo ... read more

Leading Semiconductor Companies in China Adopt the VMM Verification Methodology 

May 14, 2007 -- Synopsys, Inc. today announced that the VMM verification methodology, described in the ARM-Synopsys Verification Methodology Manual (VMM) for SystemVerilog, has been adopted by major electronics companies in China for deve ... read more

QuickLogic Introduces "Boot from Managed NAND" Solution Eliminating Need for NOR Flash in Mobile Products 

May 14, 2007 -- QuickLogic Corp. has announced a revolutionary solution that enables the application processors in mobile products to boot directly from Managed NAND devices and memory cards, eliminating the need for NOR flash and thus re ... read more

Breker Verification Systems Releases the Trek Graph-Based Functional Test Synthesis Solution 

May 14, 2007 -- Breker Verification Systems, Inc. has released its flagship product Trek, the first commercial graph based functional test synthesis tool. The tool is targeted at developing functional vectors for complex designs, and solv ... read more

OneSpin Enhanced 360 Module Verifier Delivers Complete Multi-Configuration IP Verification Solution 

May 14, 2007 -- OneSpin Solutions GmbH today announced the enhancement of its flagship OneSpin 360 Module Verifier (360MV) has led to the first complete, one-shot verification solution for configurable intellectual property (IP) component ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  4.46875