Page loading . . .

  
 Category: News: News Archive 2007: Tuesday, May 21, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2326 Entries)
Futuremark Debuts SPMark for Symbian OS v9 

May 9, 2007 -- Futuremark Corp. has announced the general availability of SPMark for Symbian OS v9. SPMark for Symbian OS v9 is a comprehensive benchmark for modern smartphones. The product works on the latest Symbian OS devices, and lets ... read more

Cadence Extends Verification Resources with New Plan-to-Closure Methodology Qualified Program 

May 9, 2007 -- Cadence Design Systems, Inc. has announced 22 newly certified Incisive Plan-to-Closure Methodology Verification Alliance Partners. The Plan-to-Closure Methodology-certified partners extend verification resources and experti ... read more

STMicroelectronics Introduces Customizable Mixed-Signal Chip for Motion and Power Management 

May 9, 2007 -- STMicroelectronics has unveiled a chip with a complete set of configurable and customizable analog functions that represents a market-unique solution for printer, fax, and point-of-sale system applications. The new device, ... read more

Optichron Tapes Out Breakthrough DSP Device Using Cadence Encounter Timing System 

May 8, 2007 -- Cadence Design Systems, Inc. today announced that Optichron, Inc. used the Cadence Encounter Timing System to achieve production success for its digital pre-distortion (DPD) linearization device, a vital technology f ... read more

Agilent Technologies Announces Strategic Partnership with Mentor Graphics on Automotive Network Design, Test and Validation Tools 

May 8, 2007 -- Agilent Technologies, Inc. has announced a strategic partnership with Mentor Graphics Corp., licensing to Agilent certain products in the Mentor Graphics Volcano product line. The Agilent LIN Tester, derived from Men ... read more

Achieve 2X Faster Compile Times and Half the Memory Footprint with Altera Quartus II Software v.7.1 

May 8, 2007 -- Designers can achieve more than 2X faster compile times and half the memory footprint of the nearest high-end FPGA by using Altera Corp. Quartus II software version 7.1. Developers can also begin designing today for the ent ... read more

SRS Labs Ports TruSurround HD to Tensilica's HiFi 2 Audio Engine for HDTV SOC Designs 

May 8, 2007 -- Tensilica, Inc. and SRS Labs, Inc. today announced that SRS Labs has ported its TruSurround HD virtual sound audio technology to Tensilica’s HiFi 2 Audio Engine for Xtensa processors and the Diamond Standard 330HiFi ... read more

Xilinx Announces Production Qualification of Entire Line of Spartan-3A I/O Optimized FPGAs 

May 8, 2007 -- Xilinx, Inc. has announced production qualification of its entire line of 90-nm I/O optimized Spartan-3A platform. This includes all five devices of the Spartan-3A platform including the XC3S50A, XC3S200A, XC3S400A, XC3S700 ... read more

TI MSP430F47x4 MCUs Reduce Component Count for Single- and Multi-phase Metering 

May 8, 2007 -- Texas Instruments, Inc. (TI) is now sampling its 16-MHz MSP430F47x4 ultra-low power microcontrollers (MCU) for single- and multi-phase metering. By integrating up to four individual 16-bit sigma delta analog to digital conv ... read more

Nu Horizons, Microsemi Announce Global Partnership for Microsemi's Analog and Mixed-Signal Products 

May 8, 2007 -- Nu Horizons Electronics Corp. and Microsemi Corp. have an agreement by which Nu Horizons becomes a globally authorized distributor of Microsemi's analog and mixed-signal products. These products include controller (I ... read more

Mentor Graphics Delivers Enhanced 0-In Clock Domain Crossing and Formal Verification Technology 

May 8, 2007 -- Mentor Graphics Corp. has announced the immediate availability of version 2.5 of the 0-In Clock Domain Crossing (CDC) and Formal Verification products. This new release includes significant technology enhancements allowing custome ... read more

Zarlink Analog Foundry Releases Low-Cost Power Management Process Technology 

May 8, 2007 -- Zarlink Semiconductor, Inc. has released a new modular low-cost version of its WPX power management process technology that provides greater flexibility. Designs can now be developed using fewer layers in the process to gre ... read more

Mentor Graphics Announces Synthesis Support for New Altera Arria GX FPGA Family 

May 8, 2007 -- Mentor Graphics Corp. has announced that its suite of advanced synthesis products supports the newly introduced Altera Corp. Arria GX FPGAs. Both companies have been in close cooperation to ensure Precision Synthesis ... read more

Altera Introduces Arria GX Family of Low-Cost, Transceiver-Based FPGAs  Featured

May 8, 2007 -- Altera Corp. has introduced the low-cost, tranceiver-based Arria GX family optimized to support PCI Express (PCIe), Gigabit Ethernet (GbE) and Serial RapidIO (SRIO) standards up to 2.5Gbps. Features of the Arria ... read more

New ARM Jazelle Technology Software Raises Performance Bar of Mobile Multimedia Applications Using Java  

May 08, 2007 -- ARM has announced the new Jazelle MobileVM for enhanced Java acceleration on mobile handsets. Jazelle MobileVM technology introduces up to a 40% increase in performance of mobile Java applications such as games and video. ... read more

Jennic Reduces Pricing on ZigBeeT and IEEE 802.15.4 Development Kits 

May 8, 2007 -- Jennic, Ltd. has announced significantly reduced pricing on its ZigBee and IEEE 802.15.4 development kits. The new pricing is designed to lower the barrier of entry in the ZigBee/IEEE 802.15.4 space and make it cost effect ... read more

Intersil's USB 2.0 Multiplexer Reduces Connectors and Improves Cradle Functionality 

May 8, 2007 -- Intersil Corp. has introduced the ISL54200 USB 2.0 high/full speed multiplexer. With a wider supply voltage range, higher bandwidth and better insertion loss characteristics, this device provides the most flexible high perf ... read more

Faraday Partners with eSOL to Support µITRON for its ARM CPU  

May 8, 2007 -- Faraday Technology Corp. and eSOL Co., Ltd. have jointly announced that Faraday's ARM-compliant embedded CPU is now supported by eSOL's µITRON 4.0-compliant real-time OS (RTOS), PrKERNELv4, for the Japan embedded ind ... read more

Fairchild's Complementary 40-V MOSFET Enables Size, Cost and Reliability Improvements for LCD Designs 

May 8, 2007 -- Fairchild Semiconductor Corp. has introduced the FDD8424H, a complementary 40-V MOSFET that provides Dual DPAK packaging and industry-leading thermal dissipation to increase system reliability, reduce board space and decrea ... read more

DesignAdvance Boosts PCB Design Automation with CircuitSpace v2.1 

May 8, 2007 -- DesignAdvance Systems, Inc. has announced today the CircuitSpace 2.1, a design automation tool for PCB component placement. CircuitSpace 2.1 improves PCB design automation through patented auto-clustering technology, intell ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  3.953125