Page loading . . .

  
 Category: News: News Archive 2007: Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2323 Entries)
MoSys Introduces SATA II IP for Storage, Network Storage and Connectivity Markets 

November 15, 2007 -- MoSys, Inc. has announced the availability of two new Serial ATA (SATA) Physical Layer (PHY) IPs: MoSys's SATA GEN II PHY IP and GEN I PHY IP. The announcement follows the recent introduction of the Gigabit Ethernet P ... read more

Sonics Extends GALS Support for Advanced Power Management 

November 15, 2007 -- Sonics Inc. has announced the general availability of SonicsExpress, a high-performance asynchronous bridge for communicating between independent clock and voltage domains. In addition, the company also announced new ... read more

ARC Extends Support of Open Source Software 

November 15, 2007 -- ARC International has announced a new business model for open source software used on its lines of configurable CPU cores and multimedia subsystems. ARC is optimizing, delivering, and directly supporting versions of ... read more

Ambric Now Delivering the Am2045B Higher Performance, Lower Power Version of TeraOPS-class MPPA Device 

November 15, 2007 -- Ambric, Inc. announced that it is now delivering the Am2045B, which offers higher performance and lower power than its predecessor, the Am2045A. The Am2045B is the newest in the Ambric Am2000 family of highly scalable ... read more

Actel Enhances its Integrated Design Environment with Verific Design Automation Software 

November 15, 2007 -- Verific Design Automation, Inc. announced that Actel Corp. has integrated its Verilog and VHDL parsers, analyzers and elaborators to serve as the front end to the Libero Integrated Design Environment (IDE). ... read more

RFMD Introduces MEMS Technology to Enable Enhanced Performance and Functional Integration in RF and Other Applications 

November 15, 2007 -- Inc. has announced the introduction of its proprietary micro-electro-mechanical systems, or MEMS, technology for RF and other applications. RFMD is a pioneer in the development of MEMS technology for low-cost, integra ... read more

Echelon and Altera Collaborate to Enable More Powerful, Multi-Purpose Controllers for Control Automation Market 

November 14, 2007 -- Echelon Corp. and Altera Corp. have announced a collaboration to extend the advantages of Echelon’s LonWorks networks to controllers used in building, industrial, and home applications. As a result of the joint ... read more

Zilog Integrates VirtualLogix Real-Time Virtualization to Create 32-Bit Security Solution for Point-Of-Sale Market 

November 14, 2007 -- Zilog, Inc. has unveiled two new developments that significantly advance security and performance for makers of point-of-sale (POS) payment systems. First, a partnership with VirtualLogix, and second, a new packaging ... read more

NI and Partners Deliver New IP to Simplify FPGA Development 

November 14, 2007 -- National Instruments Corp. has announced a new suite of software and hardware intellectual property (IP) to make using FPGAs in measurement, control and signal processing applications easier. Collaborating with its wo ... read more

MontaVista Linux Carrier Grade Edition New 5.0 Version Advances Reliability and Security of Voice and Data Telecommunications 

November 14, 2007 -- MontaVista Software, Inc. has announced its new 5.0 release of MontaVista Linux Carrier Grade Edition (CGE). New MontaVista Linux CGE 5.0 provides telecom carriers with new scalability features to handle unexpected ju ... read more

Hynix Introduces 1-Gbit GDDR5 DRAM 

November 14, 2007 -- Hynix Semiconductor, Inc. has introduced the first 1-Gbit GDDR5 (Graphics Double Data Rate) DRAM. The 1-Gbit GDDR5 operates at 5-Gbps bandwidth and processes up to 20GBytes of data per second with a 32-bit I/O, ... read more

First Fully Programmable High Definition H.264 Video Solution Demonstrated by AllGo Systems and Silicon Hive 

November 14, 2007 -- Silicon Hive B.V. and AllGo Embedded Systems Pvt., Ltd. are demonstrating a fully-programmable Full High Definition H.264 Baseline Level 4 decoder solution. The solution, targeting high definition (HD) video si ... read more

Ambric Establishes Silicon Valley-Based Sales Office 

November 14, 2007 -- Ambric, Inc. has established a sales office based in Cupertino, Calif. This office will be led by Jack Koplik, western area director, and supported by a local staff of field application engineers. Ambric is a privatel ... read more

Silicon Hive Announces Programmable Multi-processor Solution for Full High Definition Video Codecs  

November 14, 2007 -- Silicon Hive has announced the HiveFlex VSP 2500 video signal processing solution for full high definition (HD) video codecs.According to the company, it is the first fully-programmable video coding solution for Full ... read more

IXYS Introduces New Low-Side Drivers for Power MOSFETs and IGBTs 

November 14, 2007 -- IXYS Corp. has released its newest generation of 2-A to 14-A low-side gate drivers, the 5 Series, which include IXDR502 and IXDS502. These drivers have expanded performance capabilities with improved ruggedness suitab ... read more

Microchip Technology Launches QVGA Graphics Solution for Cost-Sensitive Embedded Display Applications 

November 14, 2007 -- Microchip Technology, Inc. has introduced a QVGA graphics solution for implementing graphics display and control into cost-sensitive graphical user interface applications. Available today, this offering comprises a fr ... read more

Phylinks Announces Working-First-Silicon for PHY-820: PCIe PHY with Leading-Edge DFT Features 

November 14, 2007 -- Phylinks, Inc. announced that it has delivered working-first-silicon of its PHY-820 PCIe PHY at the 0.13-micron process technology node. The PHY is designed with Phylinks' design-for-test (DFT) architecture with an ex ... read more

Socle Offers ARM926EJ-S Development Kit for Chartered's 65-nm Low-Power Process 

November 14, 2007 -- Socle Technology Corp. has announced the availability of a development kit for designers targeting the ARM 9 family processor for the 65-nm low-power (LP) manufacturing process available from Chartered Semiconductor M ... read more

Atmel Launches Low-Cost Starter Kit for CAP Customizable Microcontroller 

November 14, 2007 -- Atmel Corp. has introduced the AT91CAP9A-STK Starter Kit for its CAP customizable microcontroller product family. The CAP Starter Kit is the ideal vehicle for low-cost, no-risk evaluation of the customization capabili ... read more

RFMD Completes Acquisition of Sirenza Microdevices 

November 14, 2007 -- RF Micro Devices, Inc. has announced the completion of its acquisition of Sirenza Microdevices, Inc., a supplier of radio frequency (RF) components. The management teams of RFMD and Sirenza will be combined to ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  4.546875