Page loading . . .

  
 Category: News: News Archive 2007: Tuesday, June 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2323 Entries)
Transmeta Streamlines Operations to Focus on Core Business of IP Licensing 

February 6, 2007 -- Transmeta Corp. today announced that the company is streamlining its operations to focus on its core business of developing and licensing intellectual property. Last week, Transmeta began the initial phase of its re-al ... read more

AM3D's 3D Mobile Handset Audio Now Available for Tensilica's HiFi 2 Audio Engine 

February 6, 2007 -- Tensilica, Inc. and AM3D today announced that AM3D’s Zirene Audio Enhancement and Diesel Power Mobile 3D Audio products are now available for Tensilica’s HiFi 2 Audio Engine and Diamond Standard 330HiFi processo ... read more

Ramtron Introduces USB Interface for Its Versa 8051 MCU Development Kit 

February 6, 2007 -- Ramtron International Corp. announced that it will now offer a universal serial bus (USB) interface for in-circuit programming/ debugging with its Versa 8051 microcontroller development tools. The VJTAG-USB, a USB-base ... read more

Zarlink Analog Foundry to Supply New JFET Technology to Silicon Sensing Systems 

February 6, 2007 -- Zarlink Semiconductor, Inc. has been awarded a contract from Silicon Sensing Systems, Ltd., a BAE Systems and Sumitomo Precision Products joint venture company, for the supply of the JFETs (junction gate field-effect t ... read more

Faraday Announces SOC Alliance with Palmchip Design Services 

February 6, 2007 -- Faraday Technology Corp. announced today that it has formed a SOC Service Alliance with Palmchip Corp. After several months of training and cooperation, Palmchip design services team has successfully engaged in ... read more

Bluespec Unveils AzureIP Foundation Library to Facilitate IP Design and Reuse 

February 5, 2007 -- Bluespec, Inc. today announced the availability of AzureIP Foundation Library, a family of pre-packaged and verified intellectual property (IP) building blocks and design reuse capabilities to accelerate ESL design and ... read more

Texas Instruments Drives Converged Services with New Carrier Infrastructure Platform 

February 5, 2007 -- Texas Instruments, Inc. (TI) has announced the availability of its newest DSP-based carrier infrastructure processor with exceptional voice and video processing capabilities. TI's newest infrastructure platform, the TM ... read more

3Leaf Networks Streamlines Logic Design Team Verification With Cadence Incisive Formal Verifier 

February 5, 2007 -- Cadence Design Systems, Inc. today announced that 3Leaf Networks, a leader in scalable enterprise data centers and virtual servers, has incorporated the Cadence Incisive Formal Verifier (IFV) into its overall design fl ... read more

Accellera Calls for Award Nominations to Honor Contributions to Its EDA Standards Efforts 

February 5, 2007 -- Accellera invites the electronic design community to nominate an individual for its 4th annual Technical Excellence Award. Accellera's Technical Excellence Award recognizes an outstanding individual who has helped crea ... read more

LG Electronics Licenses Tensilica's Diamond Standard 330HiFi for High Quality Audio in Mobile TV Chipset 

February 5, 2007 -- Tensilica, Inc. today announced that LG Electronics of Korea has licensed Tensilica's Diamond Standard 330HiFi Audio Engine, the industry's most popular audio processor core for cellular handsets. LG Electronics will u ... read more

LG Adopts Apache's PsiWinder for Full-Chip Clock Jitter and Critical Path Timing Sign-off 

February 6, 2007 -- Apache Design Solutions, Inc. today announced that LG used PsiWinder to accurately measure full-chip jitter on its clock network and to optimize the design to minimize the impact of noise. By using PsiWinder for full-c ... read more

ChipX Introduces Embedded Array Products as Alternatives to Standard Cell ASICs 

February 5, 2007 -- As a new alternative to standard cell ASICs, ChipX Corp. today introduced a line of Embedded Array products built with structured ASIC libraries, also known as a structured ASIC fabric. ChipX Embedded Arrays in UMC 0.1 ... read more

Spansion Joins Denali Memory Vendor Program 

February 5, 2007 -- Denali Software, Inc. today announced that Spansion, Inc. has joined its Memory Vendor Program (MVP) which provides chip designers with high-quality simulation models and other engineering resources to efficient ... read more

CoWare Processor Designer Provides Increased Support for Next-Generation VLIW Processors 

February 5, 2007 -- CoWare, Inc. has announced a new release of CoWare Processor Designer that provides increased support for next-generation Very Long Instruction Word (VLIW) processors. The new CoWare Processor Designer lets users explo ... read more

TI Pushes 3G Deployments with Single-Chip Base Station W-CDMA Baseband Processor 

February 5, 2007 -- Texas Instruments, Inc. (TI) today announced a highly integrated digital signal processor (DSP) targeted toward Wideband Code Division Multiple Access (W-CDMA) base stations. This new three-core DSP, running at 1GHz pe ... read more

SEMATECH to Continue Pursuing Planar Transistor Scaling Strategy 

February 5, 2007 -- Front-end engineers at SEMATECH, Inc. will combine planar CMOS approaches with new channel materials to develop effective transistors for the 22-nm half-pitch technology generation, but will continue to investigate Fin ... read more

Forza Silicon Joins Tower Semiconductor's Authorized Design Center Program 

February 5, 2007 -- Forza Silicon Corp. and Tower Semiconductor, Ltd. are expanding their relationship to design and produce mixed signal and image sensor chips utilizing Tower's process and design technology capabilities. Forza Si ... read more

Xilinx Ships Highest Performance DSP Platform with New Virtex-5 SXT FPGAs 

February 5, 2007 -- Xilinx, Inc. today announced initial shipments of its 65-nm Virtex-5 SXT FPGAs optimized for high-performance digital signal processing. According to Xilinx, the SXT platform establishes an industry record for DSP perf ... read more

QuickLogic Adds NAND Flash Controller for PolarPro and Eclipse Programmable Logic Families 

February 5, 2007 -- QuickLogic Corp. has announced the introduction of a full featured NAND Flash memory controller solution for its ultra-low power PolarPro and Eclipse II programmable logic families. Architected with direct input from c ... read more

Nokia Growth Partners Leads Growth Financing Investment in Summit Microelectronics 

February 5, 2007 -- Summit Microelectronics, Inc. today announced that Nokia Growth Partners, the later-stage focused investment arm of Nokia, has led a growth financing investment round in the company. The $10M round includes Nokia Growt ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  3.983887