Page loading . . .

  
 Category: News: News Archive 2007: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2323 Entries)
OCP-IP and Nexus Announce Collaboration on Industry Standard Debug Efforts 

August 28, 2007 -- OCP International Partnership (OCP-IP) and the NEXUS 5001 Forum jointly announced a collaboration agreement that will allow more rapid creation of debug solutions. Collaboration will ensure an improved and more i ... read more

Synopsys Lowers the Cost of Semiconductor Testing at Tessolve 

August 28, 2007 -- Synopsys, Inc. today announced that Tessolve, Inc. has adopted Synopsys' DFT MAX scan compression solution to reduce the costs of semiconductor testing and diagnostics. DFT MAX automates creation of scan compress ... read more

Fairchild Semiconductor Offers First Secure Data, Two-Port Multiplexer 

August 28, 2007 -- Fairchild Semiconductor Corp.'s FSSD06 is the first multiplexer that supports high-voltage and dual-voltage secure digital (SD)/ secure digital I/O (SDIO)/ multimedia cards (MMC), creating the ability to expand the ASIC ... read more

Actel FPGAs Go Under the Hood Into Critical Automotive Powertrain and Safety Systems 

August 27, 2007 -- Giving automotive manufacturers a flexible, highly reliable alternative to costly and complex ASIC technology, Actel Corp. today announced that its low-power ProASIC3 FPGA family has achieved AEC-Q100, Grade 2 and Grade ... read more

Cadence Selects Chipidea's USB 2.0 IP for Its SoC Functional Verification Kit 

August 27, 2007 -- Chipidea Microelectronica, SA today announced that Cadence Design Systems, Inc. has chosen to license Chipidea's USB 2.0 OTG Link Controller and PHY for integration into the new Cadence System-on-Chip (SOC) Funct ... read more

STMicroelectronics Guarantees Full-Speed Operation of 32-Mbit Serial Flash Memory with Dual I/O 

August 27, 2007 -- STMicroelectronics has announced the availability of the new M25PX32, a 32-Mbit device that is the first of the sector, sub-sector erase Serial Flash family to be offered with Dual I/O. Whereas existing M25PE family dev ... read more

Solido Receives $6.5M Second Round Financing 

August 27, 2007 -- Solido Design Automation, Inc. has announced second round financing of $6.5 million, bringing total funding in the company to $9 million. The funding will be used to help accelerate the development and deployment of S ... read more

Impinj Forms Alliances with Software Vendors to Speed RFID Deployments 

August 27, 2007 -- Impinj, Inc. today announced alliances with a growing group of independent software vendors (ISVs) to deliver comprehensive, quickly deployed RFID solutions. In addition to improving overall supply chain efficiency, Imp ... read more

Express Logic Launches ThreadX MCU Edition for Microchip's PIC24 Microcontrollers and dsPIC DSCs 

August 27, 2007 -- Express Logic, Inc. has announced the availability of Express Logic's new ThreadX Microcontroller Edition RTOS, for the 16-bit PIC24 microcontrollers (MCUs) and dsPIC digital signal controllers (DSCs) from Microchip Tec ... read more

Edgeware Video-on-Demand Server Achieves Breakthrough Performance with Altera FPGAs 

August 27, 2007 -- Edgeware AB is tapping into the performance and memory capabilities of Altera Corp.'s Stratix II and Cyclone III FPGAs to achieve previously unattainable performance and scalability with its groundbreaking video-on-dema ... read more

Silicon MEMS Oscillators Successfully Demonstrate High Semiconductor Level Reliability 

August 27, 2007 -- Discera, Inc. today announced that its MEMS-based oscillators have successfully passed a series of frequency stability and standard semiconductor qualification and reliability tests. The testing was designed to prove th ... read more

Sharp Achieves Cost-Effective, Ultra-High-Quality Test Results Using Synopsys DFT MAX  

August 27, 2007 -- Synopsys, Inc. today announced that Sharp Corp. has evaluated the Synopsys DFT MAX solution to achieve higher test quality for its SOC designs. Sharp is among several semiconductor firms, including the Semiconductor Tec ... read more

New Kit from Cadence Cuts Risk and Time for Adopting Functional Verification Methodology 

August 27, 2007 -- Cadence Design Systems, Inc. today announced a comprehensive commercially available verification kit for wireless and consumer system-on-chip (SOC) design, enabling engineers to adopt advanced verification techniques wi ... read more

Cadence Selects Wipro-Newlogic's Wireless LAN IP for Its SoC Functional Verification Kit 

August 27, 2007 -- Wipro-NewLogic, the semiconductor IP business unit of Wipro Technologies, today announced that Cadence Design Systems, Inc. is licensing Wipro-NewLogic’s IEEE 802.11 a/b/g MAC and Modem for integration into its ... read more

Magna Electronics Chooses Actel's ProASIC3 FPGAs to Enable Automotive Vision Systems 

August 27, 2007 -- Delivering the low power, small footprint and reliability required in space-constrained automotive applications, Actel Corp. today announced that Magna Electronics is designing automotive vision systems using Actel's Pr ... read more

Accellera Approves Functional Design Verification Standard  Featured

August 27, 2007 -- Accellera's Board of Directors, representing semiconductor, intellectual property (IP), EDA companies and systems houses, approved Accellera’s Open Verification Library (OVL) 2.0 as an Accellera verification standard la ... read more

HiSilicon Licenses Sarance Interlaken Protocol IP 

August 27, 2007 -- Sarance Technologies, Inc. and HiSilicon Technologies Co., Ltd. today announced a licensing agreement that will see HiSilicon license Sarance’s Interlaken Protocol IP core for use in HiSilicon FPGA and ASIC produ ... read more

Open SystemC Initiative Launches New SystemC Community Website  Featured

August 27, 2007 -- The Open SystemC Initiative (OSCI) has launched its new website for the SystemC community. Featuring fresh technical content, a range of free downloads, links to the activities of worldwide SystemC user groups, and user ... read more

RapidIO Trade Association Announce Online Events 

August 27, 2007 -- The RapidIO Trade Association has announced a series of online events from September through November, 2007. These webcasts are crafted to provide OEM engineering managers, system architects, and embedded product devel ... read more

NSCore Licenses PermSRAM Nonvolatile Memory to Rohm  

August 27, 2007 -- NSCore, Inc. has announced an agreement under which NSCore's PermSRAM technology is licensed to ROHM, a Japanese manufacturer for use throughout its logic products. NSCore's PermSRAM will enable high-performance embedde ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  4.09375