Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2006: Friday, October 31, 2014
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 (173 Entries)
Simple Networks Will Free Many Sensors from Wires  by EDN Magazine

April 13, 2006 -- The folks at the ZigBee Alliance, the industry organization driving ZigBee WPAN (wireless-personal-area-networking) technology, mean it when they say that they've learned valuable lessons from the miscues of the proponents of a ... read more

Adapting Signal Integrity to Nanometer IC Design  by Carbon Design Systems, Inc. in eeDesign (EE Times EDA News)

April 10, 2006 -- Although the term signal integrity, or SI, is very common in the EDA industry, it has come to mean different things to different people. In its truest sense, signal integrity helps ensure that a signal can faithfully propagate ... read more

FPGA Partial Reconfiguration Mitigates Variability  by Xilinx, Inc. in eeDesign (EE Times EDA News)

April 3, 2006 -- Design variability is rapidly becoming the "norm" for electronics products. From packaging to logic functionality, electronic end products are expected to be more customized and configurable based on customer demand and fi ... read more

Master On-Chip Embedded Multiprocessor Coherence  by MIPS Technologies, Inc. in Electronic Design Magazine

March 30, 2006 -- Without a doubt, embedded systems-on-chip (SoCs) are becoming "software-rich," and they're incorporating more and more processors on one chip. The driving forces behind these changes are advances in fabrication technology (pr ... read more

Using Embedded-C for High Performance DSP Programming  by ACE Associated Compiler Experts bv in EE Times Programmable Logic Designline

March 30, 2006-- High level language programming has been in use for a long time for embedded system development. However, assembly programming still prevails, particularly forDSP based systems. DSP processors are often programmed in assembly la ... read more

FPGAs for Prototyping; ASICs for Production  by AMI Semiconductor, Inc. (AMIS) in EE Times Programmable Logic Designline

March 28, 2006 -- FPGAs are a valuable technology for designing and prototyping digital logic into medium-volume, medium-density applications. Their high unit cost, however, makes an FPGA cost-prohibitive to move into production. Several alterna ... read more

SystemVerilog Reference Verification Methodology: Introduction  by Synopsys, Inc. in eeDesign (EE Times EDA News)

March 27, 2006 -- Verification is the single biggest challenge in the design of system-on-chip (SoC) devices and reusable IP blocks. Traditional verification methods struggle to keep pace with the ever-increasing size and complexity of designs ... read more

Software Design Issues for Multicore/Multiprocessor Systems  by Intel Corp. in EE Times Embedded

March 27, 2006 -- With the increased use of multiprocessor and multi-core systems in embedded applications, software design considerations now include methods to distribute the software functionality across these computing resources.

This p ... read more

All About FPGAs  by Zeidman Technologies, Inc. in EE Times Programmable Logic Designline

March 21, 2006 -- This article examines field-programmable gate arrays (FPGAs) and their underlying architectures and technologies. We will also examine current and up-and-coming software tools that are designed to allow you to squeeze more func ... read more

A Technical Overview of the CE-ATA Storage Interface  by Mentor Graphics Corp. in eeDesign (EE Times EDA News)

March 20, 2006 -- CE-ATA is the storage industry’s response to providing an optimized standard interface for small form factor (SFF) storage solutions in handheld, portable, and consumer electronics applications. This article presents an overv ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.575  0.140625