Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2006: Wednesday, September 17, 2014
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 (173 Entries)
FPGAs Poised to Play in Embedded Applications  by Mentor Graphics Corp. in DSP-FPGA.com

March 17, 2006 -- FPGAs have come a long way from their primary use in prototypes. More often, we see them in the final embedded product. The trend among leading FPGA vendors to offer platforms targeting mainstream embedded applications bears wi ... read more

The Economics of Structured- and Standard-Cell ASIC Designs  by Open-Silicon, Inc. in EDN Magazine

March 16, 2006 -- Although structured ASICs promise a shorter schedule than standard-cell ASICs, this abbreviation comes at a price. Structured ASICs are more expensive on a per-unit basis, allow less customization, and offer lower per ... read more

Facing the Challenges in Analog Design  by Tanner EDA in eeDesign (EE Times EDA News)

March 13, 2006 -- Analog design has always been a more involved process than digital design. It also takes longer to master, as evidenced by the two to three years needed for a digital designer to gain command of the digital domain versus the ... read more

Dealing with PLL Clock Jitter in Advanced Processor Designs: Part 2  by Analog Devices, Inc. (ADI) in EE Times Embedded

March 8, 2006 -- Without a detailed discussion of PLLs (which, in itself, has little to do with the subject at hand), we can just state that a PLL, being a phase locked loop, is linear in phase and, thus, is linear in jitter.

Although this state ... read more

System Synchronization Styles and Trends  by Synchronous Design Automation in eeDesign (EE Times EDA News)

March 6, 2006 -- This article describes emerging trends in synchronizing digital ICs and shows how process scaling, rapid increases in clock frequencies, and demand for lower power dissipation will affect the choice of synchronization styles g ... read more

Optimizing Heterogeneous Architectures  by Texas Instruments, Inc. (TI) in EDN Magazine

March 3, 2006 -- The myriad DSP (digital-signal-processing) applications requiring the performance and integration of SOCs (systems on chips) - from consumer communications to multimedia products - have created new challenges for develop ... read more

RF-Interference-Design Considerations for Portable-Device Batteries  by EDN Magazine

March 3, 2006 -- Designers face increasing challenges from RFI (radio-frequency interference) when integrating batteries and protection circuitry into systems. At a basic level, a battery pack is an energy-storage device comprising cells and s ... read more

Interfacing Electronics to People  by EDN Magazine

March 3, 2006 -- As electronic embedded systems are finding their way into and replacing more mechanical-control systems, it might reasonable to expect to see them finding their way into organic systems, such as the human body. Indeed, electro ... read more

Digital Versus Analog Power Control: A Fight to the... Draw?   by Electronic Design Magazine

March 2, 2006 -- The gossip: Analog and digital will soon battle for control of power-supply regulation. The reality: When it comes to feedback-loop control, both approaches seem to happily coexist. Indeed, many vendors offer a choice. Some of ... read more

Power-Management ICs Fuel Smarter Battery-Based Designs  by Electronic Design Magazine

March 2, 2006 -- Cell phones, MP3 players, digital cameras, handheld video games... the list goes on and on. Battery-powered systems are everywhere. One reason for such growth is the availability of batteries and power-management ICs that can ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.575  0.140625