Page loading . . .

  
 Category: News: News Archive 2008: Wednesday, April 16, 2014
QuickLogic Supplying Engineering Samples Of PolarPro II CSSP Solution Platform  
 Printer friendly
 E-Mail Item URL

April 28, 2008 -- QuickLogic Corp. is now offering engineering samples of its next-generation PolarPro II Customer Specific Standard Product (CSSP) solution platform. This latest addition to the popular PolarPro line is specifically designed to meet the connectivity, intelligence, and system logic requirements of portable and mobile applications.

The PolarPro II solution platform builds on the PolarPro architecture with increased capacity and flexibility. Based on QuickLogic’s patented ViaLink technology, PolarPro II offers small foot print packages and ultra-low power consumption. The Very Low Power (VLP) mode freezes system operation, during which the static current drops to less than 5 microamps. Entry and exit from the VLP mode are as fast as 10µs, allowing systems to conserve energy by shutting down in between bursts of activity.

Availability

QuickLogic now provides CSSPs by implementing Proven System Blocks (PSB) in a base silicon platform, such as PolarPro II or ArcticLink. CSSPs then serve to meet the specific design requirements of each OEM/ODM. The end result is a fully tested, customized device, along with the necessary software drivers for the host operating system. CSSP customers utilizing the PolarPro II solution platform are now able to receive engineering samples of their CSSP designs for evaluation and system prototyping.

Go to the QuickLogic Corp. website to find additional information.

E-mail QuickLogic Corp. for more information.

Read more about
QuickLogic Corp.
on SOCcentral.com


Keywords: QuickLogic, IP, intellectual property, cores, FPGAs, field programmable gate arrays,
578/25569 4/28/2008 1161 204
Designer's Mall
Cinco De Mayo countdown banner
0.375



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Executive
Viewpoint

Threading the Way
through
SOC Verification


Thomas L. Anderson
VP of Marketing,
Breker Verification Systems

Odd Parity

What? You Haven't Made Any Resolutions?


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.453125