Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 25, 2013
Evatronix Announces HDLC Connectivity Platform for 8051 ISA-based SOC Development  
 Printer friendly
 E-Mail Item URL

May 20, 2008 -- Evatronix SA today announced the HDLC Connectivity Platform, an integrated solution that will shorten the time necessary for development of an 8-bit SOC enhanced with advanced data communication capabilities. HDLC Connectivity Platform features hardware support for LAPB/LAPD protocols for significant savings in CPU time, while a built-in DMA controller increases overall system performance.

Customization of the number of communication channels along with a 11 internal interrupts results in high performance of the data communication protocol. Last but not least, the platform maintains all the functionality and configurability of its components – the R8051XC microcontroller and the HDLC controller. Software and dedicated hardware environment further simplify application development.

"This platform was developed to facilitate the process of designing telecommunication chips that utilize an HDLC Controller," said Tomasz Kowalczyk, Product Line Manager at Evatronix. "The hardware support we are offering with the HDLC core makes the 8-bit architecture of R8051XC a perfect solution for the majority data communication applications."

HDLC controller joins other IP cores in the R8051XC-based platform family, Ethernet MAC and USB Controllers.

Availability

The HDLC Connectivity Platform is available for licensing now. Configuration and customization options are identical to those offered by individual components. A demo application demonstrating the functionality of the platform is available upon request.

Go to the Evatronix SA website to find additional information.

E-mail Evatronix SA for more information.

Read more about
Evatronix SA
on SOCcentral.com


Keywords: Evatronix, HDLC controllers, microcontrollers, MCUs, IP, intellectual property, cores, ASIC design,
578/25749 5/20/2008 679 109


Designer's Mall
0.3867188



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.4726563