Page loading . . .

  
 Category: News: News Archive 2008: Saturday, October 25, 2014
Freescale and Altera Partner to Deliver World's First Soft ColdFire(R) Cores on FPGAs  
 Printer friendly
 E-Mail Item URL

June 11, 2008 -- Freescale Semiconductor, Inc. is introducing the first FPGA implementation of the 32-bit V1 ColdFire core on the Altera Cyclone III family of FPGAs. IPextreme, a semiconductor intellectual property (IP) licensing specialist, will license the V1 core to Cyclone III users free of charge through its online Core Store marketplace.

The V1 ColdFire core license provides a flexible, cost-effective solution for engineers whose design challenges cannot be addressed by standard embedded processors and system-on-chip (SOC) devices. For example, an engineer may require additional custom logic or extra communications channels to complement what is available on a standard product. The V1 core is delivered as an Altera SOPC Builder-compatible core, making it easy for hardware engineers to create system designs quickly by leveraging other SOPC Builder peripherals.

"The marriage of the V1 core and FPGAs gives embedded developers the best of both worlds – being able to add product differentiation without giving up a familiar, proven processor core and the ecosystem that supports that processor core," said Aiden Mitchell, Consumer and Industrial Product Manager for Freescale’s Microcontroller Solutions Group. "Industry-leading software and tools are a critical part of the selection of a 32-bit core for use in an FPGA. With this V1 core licensing arrangement, Freescale’s ColdFire architecture brings more than 15 years of partnerships and software support to the FPGA market."

The licensing of the ColdFire V1 core to Altera’s FPGA users provides an additional entry point into Freescale’s Controller Continuum. The V1 core for Cyclone III FPGAs incorporates the same instruction set used in ColdFire MCUs based on Freescale’s V1 and V4 cores.

"Time-to-market and product differentiation are a critical balancing act for embedded system developers," said Chris Balough, Director of Marketing for Software, Embedded and DSP at Altera. "Through the easy-to-use interface of the Altera SOPC Builder tool, developers using the Freescale V1 ColdFire core can now take advantage of the flexibility and functionality of the Altera Cyclone III FPGAs to quickly add new features to differentiate from the competition."

Hardware designers will use the Altera Quartus II design software and the SOPC Builder tool to create and integrate custom logic. Embedded software developers will be able to use the standard ColdFire development tools, including the CodeWarrior software suite, to create applications. IPextreme will provide support to customers using the V1 core on Cyclone III FPGAs.

Availability and Pricing

The complimentary V1 ColdFire core for Altera’s Cyclone III FPGA is planned to be available in the third quarter of 2008. IPextreme will license and support the V1 ColdFire core to Altera customers through the Core Store. Demonstration boards and reference designs with working examples for V1 core-based Altera FPGA solutions also are expected to be available in the third quarter.

Go to the Freescale Semiconductor, Inc. website to find additional information.

E-mail Freescale Semiconductor, Inc. for more information.

Read more about
Freescale Semiconductor, Inc.
and
Altera Corp.
on SOCcentral.com


Keywords: Freescale Semiconductor, Altera, microprocessors, MPUs, IP, intellectual property, cores, FPGAs, field programmable gate arrays,
578/25970 6/11/2008 3592 195
Designer's Mall
Halloween countdown banner
0.4384766



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.5146484