Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1947 Entries)
Si2 to Host 4th Integrated Design Systems Workshop at DAC 2008 

May 16, 2008 -- The Silicon Integration Initiative, Inc. (Si2) will host the Integrated Design Systems Workshop at the Design Automation Conference (DAC) to be held at the Anaheim Convention Center in Anaheim, CA, from June 8 to 13. The “ ... read more

Verific Design Automation Accelerates Concise Logic's Product Development 

May 16, 2008 -- Verific Design Automation, Inc. today announced that Concise Logic, Inc. provider of transistor-level optimization software and standard cell libraries, has integrated its Verilog netlist-only parser with the Concis ... read more

Xilinx Unveils High-Performance Configuration and Storage Solution for Virtex-5 FPGAs 

May 15, 2008 -- Xilinx, Inc. has announced a flash-based configuration and storage solution for the Virtex-5 family that delivers new levels of configuration performance for meeting today's high-speed connectivity requirements. The soluti ... read more

Infiniscale Extends Its Reach in Europe 

May 15, 2008 -- InfiniScale today announced the extension of its sales representation to cover Germany, Austria, Spain and Portugal. The move is part of the company’s worldwide expansion strategy, and strengthens Infiniscale’s sales prese ... read more

Jasper Design Automation Releases JasperGold Verification System and JasperGold Express Version 5.0 with 3X Higher Proof Capacity 

May 15, 2008 -- Jasper Design Automation has announced a major new release of its formal verification solution: JasperGold Verification System and JasperGold Express version 5.0. This major release delivers 3X greater proof capacity for s ... read more

National Semiconductor Introduces Low-Jitter SerDes Chipset 

May 15, 2008 -- A new serializer and deserializer (SerDes) chipset from National Semiconductor Corp. delivers an output jitter performance of 35ps peak-to-peak and the best input jitter tolerance of 0.9 units interval (UI) with a bit erro ... read more

Synopsys and TSMC Collaborate on Advanced HSpice Modeling Technology for 40-nm Processes 

May 15, 2008 -- Synopsys, Inc. today announced the release of the TSMC Modeling Interface (TMI) methodology, which has been developed from Synopsys' production-proven protocol for integrating custom device models into HSpice, HSIM and Nan ... read more

ASSET InterTech Aligns Company, Technology and Products with Embedded Instrumentation 

May 15, 2008 -- ASSET InterTech, Inc. announced today that it is positioning the company, its products and its technologies to provide open tools for embedded instrumentation in design validation, test and debug applications.

Many o ... read more

New NAG Toolbox for MATLAB Gives Engineers Access to 1,300+ Computational Routines 

May 15, 2008 -- Engineers and others needing tools for optimization, modeling, and simulation can now use the NAG Toolbox for MATLAB. The Toolbox gives users access to more than 1,300 additional math and statistical algorithms within the ... read more

Sundance Microprocessor Offers Enhanced DSP-FPGA Field Upgradability 

May 15, 2008 -- Sundance Microprocessor Technology, Ltd. today announced availability of the SMT351T, its highest performing FPGA-based modular solution. The SMT351T is pin-compatible and functionally identical to predecessor Sundance mo ... read more

Nusym Debuts with Focus on Intelligent Verification 

May 15, 2008 -- Nusym Technology, Inc. formally introduced itself as a verification solutions provider targeting one of the most critical problems in electronic design: developing confidence in the design in a fraction of the time and res ... read more

Incentia's TimeCraft Selected by Stretch as Static Timing Analyzer 

May 14, 2008 -- Incentia Design Systems, Inc. has announced today that Stretch, Inc. has selected Incentia's TimeCraft as its static timing analyzer (STA) in nanometer design flow.

"Incentia's TimeCraft has proven to be a va ... read more

Berkeley Design Automation Delivers Over 2X Superior Price/ Performance Versus Other Spice Circuit Simulators 

May 14, 2008 -- Berkeley Design Automation, Inc. has announced the availability of its BDA Token licensing model which provides more than 2X superior price/performance compared to all other true-Spice-accurate and near-Spice-accurate circ ... read more

Calypto Selects AST as Distributor and Technical Representative in Israel 

May 14, 2008 -- Calypto Design Systems, Inc. has selected Advanced Semiconductor Technology, Ltd. (AST) to be its exclusive distributor and technical representative in Israel. Driving this move is a strong demand in Israel for Calypto’s r ... read more

Cosmic Circuits Announces New IP Cores with "Ready for IBM Technology" Validations 

May 14, 2008 -- Cosmic Circuits Pvt., Ltd. has announced the validation of two of its intellectual property (IP) cores as "Ready for IBM Technology" in the 90-nm process.

The "Ready for IBM Technology" program is intended to help IB ... read more

HiSilicon Selects Synopsys as IP Vendor Of Choice for SOC Designs 

May 14, 2008 -- Synopsys, Inc. announced today that HiSilicon Technologies, an IC design company for communication networks and digital media, has chosen Synopsys' DesignWare IP as the de-facto standard for HiSilicon's system-on-chip (SOC ... read more

Sidense Memory IP Targets Low-Power OTP Applications 

May 14, 2008 -- Sidense Corp. has announced the Sidense low-power (SLP) one-time programmable (OTP) memory macrocells for low-power and cost-sensitive applications that require highly secure information storage, such as secure key storage ... read more

Synopsys HSIM-XA Adopted by STMicroelectronics for Advanced Smart Power Technology 

May 14, 2008 -- Synopsys, Inc. has announced the successful outcome of an extensive collaboration with Synopsys HSIM-XA and STMicroelectronics. The result of this joint effort enables ST to significantly accelerate its high-accuracy, tran ... read more

Tokyo Electron Device Announces New Imaging Application Evaluation Platform 

May 14, 2008 -- Tokyo Electron Device, Ltd. (TED) has announced the inrevium imaging application evaluation platform equipped with Xilinx Spartan-3 AN/A-DSP FPGAs. The inrevium TB-3S-1400AN-IMG/ TB-3S-3400DSP-IMG supports the development ... read more

Virage Logic Embedded Multi-Time Programmable Non-Volatile Memory Gains Acceptance in Military Applications 

May 14, 2008 -- Virage Logic Corp. has announced its NOVeA 3.0 embedded multi-time programmable (MTP) non-volatile memory (NVM) product has been selected for use in multiple military temperature range applications. Because of its ability ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.4375