Page loading . . .

  
 Category: News: News Archive 2008: Wednesday, May 22, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1947 Entries)
Surf Communication's Multimedia Processing DSP Chips Chosen by Auerswald for IP PBX Solution 

March 11, 2008 -- Surf Communication Solutions, Ltd. announced today that Auerswald, a German producer and supplier of PBX solutions, has selected Surf's DSP-24 chip-level multimedia-processing solution for inclusion in its COMmander Basi ... read more

Axilica Demonstrates FalconML for Behavioral Synthesis of Hardware Designs from UML 

March 10, 2008 -- Axilica, Ltd. is now demonstrating its FalconML product for behavioral synthesis of hardware designs from UML that targets FPGAs or ASICs.

FalconML is a front-end EDA tool that initiates the design process at the ... read more

Synopsys Announces Multi-Core Initiative to Accelerate Design Time-to-Results 

March 10, 2008 -- Synopsys, Inc. today announced its multi-core initiative to deploy advanced parallel, threaded and other optimized compute technologies across its Discovery Verification and Galaxy Design platforms, and design-for-manufa ... read more

New IP-XACT Specification to Aid Design and Advanced Verification  Featured

March 10, 2008 -- The SPIRIT Consortium has added two key features to its IP-XACT specification, i.e., support for IP using transactional modeling styles and a new tight generator Interface (TGI). The IP-XACT specification, an XML databoo ... read more

ProDesign Launches CHIPit Iridium Prototyping Suite 

March 10, 2008 -- ProDesign GmbH has launched the CHIPit Iridium Prototyping Suite, a complete and seamless hardware-assisted verification solution, that significantly improves traditional ASIC prototyping methodology and gives design eng ... read more

Atrenta Announces Design-for-Test Solution for Deep Submicron Circuits 

March 10, 2008 -- Atrenta, Inc. has announced an addition to its SpyGlass-DFT deep submicron (DSM) design analysis platform. The new SpyGlass-DFT DSM solution is the first tool which will accelerate design turn-around times by identifying ... read more

CAST Expands System IP Offerings with Embedded Internet and USB Subsystems 

March 10, 2008 -- CAST, Inc. today announced the availability of embedded subsystems that make it easier to integrate Internet connectivity or a USB controller in system-on-chip (SOC) designs. The two new system IP products combine IP cor ... read more

Tanner EDA Boosts IC Design Productivity and Verification Capabilities with Latest 13.0 Release 

March 10, 2008 -- Tanner EDA has announced the release of HiPer PX and Verilog-A, two new tools as part of Tanner Tools V13.0. HiPer PX reduces design errors and shortens the design verification process by generating highly accurate RC mo ... read more

Actel Fusion PSC Delivers Highest Accuracy for Intelligent System Management and Industrial Control 

March 10, 2008 -- Actel Corp. today announced an enhanced software-based calibration capability for its mixed-signal Fusion programmable system chips (PSCs). With analog-to-digital converter (ADC) accuracy as high as 0.53%, the new Fusion ... read more

Synopsys HSpice Delivers New Technology to Accelerate Circuit Simulation Performance 

March 10, 2008 -- Synopsys, Inc. today unveiled improvements to its HSpice core engine technology that boost performance for complex analog and mixed-signal designs. In addition, new multi-threading capabilities of the HSpice simulator sp ... read more

CEVA and HuaXun Partner to Deliver Software GPS Solution for CEVA-X DSP Cores and MM2000 Multimedia Platform 

March 10, 2008 -- CEVA, Inc. and Xi'an HuaXun Microelectronics, Inc. have partnered to develop a software-based GPS solution for the CEVA-X family of DSP cores and the MM2000 portable multimedia platform. Targeting cell phones, portable m ... read more

CEVA and NBICC Collaborate to Add China's AVS Video Standard to Portfolio of Audio/Video Codecs for CEVA's MM2000 

March 10, 2008 -- CEVA, Inc. today announced a collaboration with the Ningbo CAS IC Design Center (NBICC) to add China's audio video coding standard (AVS) to the portfolio of codecs available for CEVA's MM2000 programmable multimedia plat ... read more

QuickLogic Launches Visual Enhancement Engine to Enable Next Generation Mobile Multimedia Experiences 

March 10, 2008 -- QuickLogic Corp. today announced the Visual Enhancement Engine (VEE) to enable next-generation multimedia products. The proprietary VEE technology provides high-quality contrast optimization for a wide range of mobile c ... read more

Curtiss-Wright Selects XJTAG System to Improve Debug and Test of Radar, Video and Graphics Products 

March 10, 2008 --­ Curtiss-Wright Controls Embedded Computing has selected the XJTAG boundary scan development system to improve the process of debugging and testing its range of radar, video and graphics products. The XJTAG system has be ... read more

Open SystemC Initiative Adds Texas Instruments, Maple Design, Virtutech to Member Roster 

March 10, 2008 -- The Open SystemC Initiative (OSCI) today announced it has added three new members: Texas Instruments, Maple Design Automation, and Virtutech to its growing ecosystem of system-on-chip (SOC) companies, tool vendors, intel ... read more

STMicroelectronics' Automotive-Grade Application Processor Powers New Range of Navigation Products from Garmin 

March 7, 2008 -- STMicroelectronics today announced that its Cartesio automotive-grade application processor system-on-chip (SOC) with embedded GPS for navigation and telematics is to be implemented inside several products from Garmin. Ga ... read more

Ansoft Releases Nexxim v4 and Ansoft Designer v4 

March 7, 2008 -- Ansoft Corp. has released new versions of Nexxim, the company’s high-capacity circuit simulation software, and Ansoft Designer, its integrated schematic and design management software. The products include new statistical ... read more

Netronome Systems Standardizes on Denali Software Design IP to Accelerate Design Cycles and Reduce Risks 

March 7, 2008 -- Denali Software, Inc. today announced that Netronome Systems, Inc., which develops high-performance network flow processing, deep packet inspection and application acceleration solutions for networking, communications and ... read more

CoFluent Studio Adds Advanced Modeling Capabilities for Telecommunications and Networking Systems 

March 6, 2008 -- CoFluent Design today announced version 2.2 of CoFluent Studio which provides advanced capabilities for modeling wireless, telecommunications and networking systems. CoFluent Studio offers the ability to model a large num ... read more

EEMBC Forms Workgroup to Develop Embedded Hypervisor Benchmarks  Featured

March 6, 2008 -- The Embedded Microprocessor Benchmark Consortium (EEMBC) has formed a workgroup to develop a new hypervisor benchmark suite that will measure the contribution of hypervisors, also known as virtual machine managers, to per ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.875