Page loading . . .

  
 Category: News: News Archive 2008: Tuesday, May 21, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1947 Entries)
STARC to Deploy Synopsys IC Compiler's Zroute and Clock Mesh Technologies in STARCAD-CEL 

December 9, 2008 -- Synopsys, Inc. today announced that the Semiconductor Technology and Academic Research Center (STARC) successfully evaluated Zroute and Clock Mesh, two new technologies found in the latest release of IC Compiler, Synop ... read more

Altium Introduces Live Links to Supplier Databases 

December 9, 2008 -- Altium, Ltd. is introducing new live links from Altium Designer to the databases of component suppliers. The first live link will be to worldwide components supplier Digi-Key. Having these live links will let designers ... read more

Virage Logic Expands Global Sales Channel 

December 5, 2008 -- Virage Logic Corp. has announced the expansion of its global sales channel with the addition of five new representative firms to meet growing global customer demand for the company’s broadening product portfolio. The f ... read more

Altium Delivers New Release of Altium Designer 

December 5, 2008 -- Altium, Ltd. has launched the winter 09 release of its next-generation electronics design solution Altium Designer. Altium's real-time 3D PCB features have been extended with faster real-time 3D design performance. New ... read more

TI Introduces Widest Common Mode, 70V, Fault-Protected RS-485 Transceiver Family 

December 5, 2008 -- Texas Instruments, Inc. (TI) has introduced a family of ±70-V, fault-protected RS-485 transceivers that achieve overvoltage protection with no external termination needed. These low-power devices serve as drop-in upgr ... read more

Cadence Introduces Family of MIPI Standard-Compliant OVM Multi-Language Verification IP 

December 5, 2008 -- Cadence Design Systems, Inc. has introduced six additional verification IP (VIP) to its Incisive VIP portfolio, each designed to speed verification of designs based on the emerging Mobile Industry Processor Interface ( ... read more

Cadence Provides Open Source OVM Adoption Solution for VMM Users in Response to Industry Demand 

December 5, 2008 -- Cadence Design Systems, Inc. has announced the release of an open-source SystemVerilog solution to help users include Synopsys' Verification Methodology Manual verification IP (VMM VIP) as they adopt the advanced envir ... read more

Sibridge Technologies Becomes Tensilica Authorized Design Center 

December 5, 2008 -- Tensilica, Inc. announced that Sibridge Technologies has become an authorized Tensilica design center, supporting customers of both the Xtensa configurable processors and the Diamond Standard processor cores. Sibridge ... read more

TI's VLIB Software Library of More Than 40 Royalty-Free Kernels Accelerates Video Analytics Development and Increases Performance 

December 5, 2008 -- Developers of video or vision systems can accelerate their product development with Texas Instruments, Inc.'s (TI) new VLIB software library. VLIB is an extensible library of more than 40 software kernels that are ava ... read more

Mentor Delivers Solution for SystemVerilog Base Class Library Interoperability to Enable Reuse of Legacy VMM Code in an OVM Environment 

December 5, 2008 -- Mentor Graphics Corp. announced the availability of an open-source SystemVerilog solution for users adopting the Open Verification Methodology (OVM). The solution enables the easy and flexible reuse of legacy Verificat ... read more

OSCI Debuts Standard for SystemC Analog Mixed-Signal Extensions 

December 4, 2008 -- The Open SystemC Initiative (OSCI) has released the first draft standard of the SystemC Analog/Mixed-Signal (AMS) extensions. The AMS draft 1 standard proposes the first definitions for the design and modeling of embed ... read more

Cadence Announces Encounter Digital Implementation System with End-to-End Parallel Processing Flow 

December 4, 2008 -- Cadence Design Systems, Inc. has launched the Cadence Encounter Digital Implementation System, a configurable digital implementation platform delivering scalability with complete support for parallel processing across ... read more

CAST Unveils New AES Encryption IP 

December 4, 2008 -- CAST, Inc. has announced a new family of AES IP cores that make it easier for designers to include fast hardware encryption in security-sensitive electronic systems.

AES — the Advanced Encryption Standard & ... read more

STMicroelectronics' Combined Analog Switch and Audio Amplifier IC Provides Space- and Cost-Savings for Feature Phones and Media Players 

December 4, 2008 -- By consolidating an analog switch achieving -80dB isolation and a 1.6-W class-D amplifier in a single package, the TS4961T from STMicroelectronics simplifies board design and saves space in cell phones and personal med ... read more

ARC and Hellosoft Offer a VoIP Solution that Doubles the Channel Capacity of Comparable Embedded Solutions 
December 4, 2008 -- Inc. that provides twice the voice channels of comparable IP cores. The ARC and Hellosoft hardware-software combination enables SOC developers to achieve double the voice channels in a smaller silicon area and at lower po ... read more
MVTS and Verigy Offer V93000 Port Scale RF Solutions 

December 4, 2008 -- Verigy has announced a customer support collaboration with MVTS Technologies LLC, a provider of value-added support and services for automated test equipment (ATE). In the interest of bringing industry leading wireless test s ... read more

Plurality's 64-Core Accelerator Delivers High Performance-to-Cost, -Power and -Size 

December 4, 2008 -- Plurality, Ltd. has announced the first complete silicon intellectual property (IP) solution for its HyperCore processor, a powerful, space-saving and energy-efficient 64-core shared-memory processing engine. Plurality ... read more

ASML and Brion Bring Computational Lithography to the Fab 

December 4, 2008 -- ASML and its subsidiary Inc. today announced LithoTuner, a new suite of products that integrates computational and wafer lithography to improve semiconductor manufacturability. LithoTuner Pattern Matcher and LithoTuner ... read more

Timesys and Swell Software Announce Partnership 

December 4, 2008 -- Timesys Corp. and Swell Software, Inc. a provider of graphical user interface (GUI) have announced a partnership to integrate Swell Software’s PEG graphics tools with Timesys’ LinuxLink embedded Linux developmen ... read more

CHiL Semiconductor Selects Virage Logic's Flexible AEON Non-Volatile Embedded Memory 

December 3, 2008 -- Virage Logic Corp. today announced that CHiL Semiconductor has licensed the company's AEON non-volatile memory (NVM) solution. Virage Logic's AEON product line, multiple-time programmable (MTP) NVM optimized for digita ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.390625