Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2007: Saturday, May 25, 2013
Challenge the Assumptions on FPGAs  
Publication: EE Times Signal Processing DesignLine
Contributor: Xilinx, Inc.
 Printer friendly
 E-Mail Item URL

April 2, 2007 -- Today's high-performance, DSP-optimized FPGAs are already playing a key role in the world within which the DSP design community finds itself—a world of rapidly evolving and converging standards, critically short market windows, economically and technologically constrained design efforts, and incredibly large rewards for a winning design.

FPGAs have become popular for DSP largely because they offer a combination of performance and flexibility. (See Figure 1.) Consider high-growth markets like the communications, multimedia, and defense industries—all of which depend heavily on high-performance DSP technologies. These markets are in a constant state of flux, with constantly changing standards, market demands, customer requirements, and competitive landscapes. To keep pace in these markets, companies need powerful, flexible processors—making FPGAs a great fit.

By Omid Tahernia. (Tahernia is Vice President and General Manager of the Processing Solutions Group at Xilinx, Inc.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Signal Processing DesignLine website.

Read more about
Xilinx, Inc.
on SOCcentral.com

Keywords: EE Times Signal Processing DesignLine, Xilinx, FPGAs, field programmable gate arrays, DSP, digital signal processing,
579/22313 4/2/2007 6945 452


Designer's Mall
0.171875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.579  0.203125