Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2007: Wednesday, May 22, 2013
How to Simplify Hardware Prototyping with EXP Modules  
Publication: EE Times Programmable Logic Designline
Contributor: Avnet Electronics Marketing
 Printer friendly
 E-Mail Item URL

May 23, 2007 -- The new EXP expansion module specification defines a versatile, high performance, cost-effective way for FPGA designers to add functionality to their prototype platforms. By using EXP-enabled boards, designers can customize their hardware development environment and take full advantage of their FPGA designs. This article explores the features and advantages of the new EXP specification.

With the exploding use of FPGAs as main system components, combined with the plethora of FPGA development boards, the argument for using off-the-shelf components seems to make sense. The downside to this approach is that it can be difficult to find a FPGA development board that has the exact features that you might be looking for. All too often there are boards that seem to contain just about every function and interface that you can think of – except the one that you really need. And then there's the other side of the coin with regards to all of the included functions and interfaces, which is why pay for all of these extra bells and whistles if you aren't actually going to use them?

What many designers are looking for in a FPGA platform are the basic circuits to support the FPGA and something that gives them easy access to the FPGA I/Os. This way, specific functions and interfaces can be added to a standard baseboard through daughter cards or connected via cables to other existing hardware. Such a development platform offers the greatest flexibility, reduces cost, and provides the exact needs for a particular prototype setup.

The new EXP specification defines a versatile expansion interface to FPGA baseboards, allowing designers to add application-specific daughter cards and easily connect to the FPGA I/Os. With an EXP-enabled board, you can add functions from a growing list of off-the-shelf EXP modules or you can focus your efforts on building your own add-on module(s) while leveraging the existing baseboard functions. The EXP specification was developed exclusively for the unique requirements of FPGA development boards. Let's explore these requirements to better understand the advantages of the EXP specification.

By Jim Beneke. (Beneke is Director of Global Technical Marketing for the Electronics Marketing Group at Avnet.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Programmable Logic Designline website.

Read more about
Avnet Electronics Marketing
on SOCcentral.com

Keywords: EE Times Programmable Logic Designline, Avnet Electronics Marketing, FPGAs, field programmable gate arrays, prototyping, EDA tools,
579/22908 5/23/2007 8592 530


Designer's Mall
0.171875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.579  0.21875