Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2008: Thursday, May 23, 2013
Mixed-Signal Design Considerations   Featured
Publication: Printed Circuit Design & Fab
Contributor: Nexlogic Technologies, Inc.
 Printer friendly
 E-Mail Item URL

October 1, 2008 -- The layout of an efficient mixed-signal design can be both time consuming and challenging. However, diligently working on this type of layout can result in a system with less crosstalk, more noise immunity and better EMI performance. The PCB industry continues gearing toward higher speeds, miniaturized components and denser circuits, and consequently, the coexistence of digital and analog technologies in close proximity has become unavoidable. Add to this an element of RF circuitry, and the designer’s job has just become a bit more difficult.

The layout of a mixed-signal PCB poses many challenges to the OEM design engineer and the PCB designer. It is incumbent on both parties to keep in close coordination throughout the project because the more information that can be provided to the PCB designer, the better. It’s also in the best interest of the PCB designer to be aware of and educated on the different types of circuitry that will be present on the board layout. In other words, he or she should be able to identify the digital, analog and RF circuitry before the start of the layout.

By Syed W. Ali. (Ali is a certified interconnect designer and layout engineer at Nexlogic Technologies, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Printed Circuit Design & Fab website.

Read more about
Nexlogic Technologies, Inc.
on SOCcentral.com

Keywords: Printed Circuit Design & Fab, Nexlogic Technologies, PCB design, mixed-signal design, EDA tools,
580/27082 10/1/2008 6788 311


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.580  0.234375