Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2008: Tuesday, May 21, 2013
Tips to Improve Manufacturability  
Publication: Printed Circuit Design & Fab
 Printer friendly
 E-Mail Item URL

November 1, 2008 -- Today, design for manufacture (DFM), design for assembly (DFA) and design for test (DFT) are hot topics. Proper planning and preparation of the circuit design before the products enter into the production cycle shortens the time to market, reduces re-spins, reduces costs and improves yield. The best way to accomplish these productions successes is by thinking correctly during the design planning and preparation process. In other words, during the design process you need to do it right, so that the fabrication, assembly and test processes that follow will be successful.

The winners in today’s world of technology are the companies that are able to bring their clients innovative and valuable products or services ahead of the competition. A company that achieves a fast time to market has a number of advantages: The product’s life cycle is extended, the development costs are reduced and there is the possibility of responding faster to customers’ demands. These advantages can result in more flexible product pricing.

Designing a printed circuit board requires proper planning. Adherence to the 10 key points outlined in this article will enable a shortening of the planning and production phase of the electronic circuit, thereby reaping better results for the organization.

By Arbel Nissan. (Arbel Nissan is COO of CircuTec.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Printed Circuit Design & Fab website.

Keywords: Printed Circuit Design & Fab, CircuTec, PCB design, design for manufacturing, design-for-manufacturing, DFM, EDA tools,
580/27357 11/1/2008 7680 346


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.580  0.234375