Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2008: Thursday, October 23, 2014
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 (215 Entries)
Mixed-Signal Design Considerations  by Nexlogic Technologies, Inc. in Printed Circuit Design & Fab

October 1, 2008 -- The layout of an efficient mixed-signal design can be both time consuming and challenging. However, diligently working on this type of layout can result in a system with less crosstalk, more noise immunity and better EMI perfo ... read more

Taking the Broad View  by SpringSoft, Inc. in Components in Electronics (CIE)

October 1, 2008 -- Verification tools and methodologies have both evolved and undergone revolutionary changes, and both are equally as important to stay abreast of Moore’s law. Complex SOC designs can be implemented by acquiring third-party inte ... read more

How to Transform Silicon with Dynamic Reconfiguration  by Cypress Semiconductor Corp. in EE Times Programmable Logic Designline

October 1, 2008 -- In embedded applications, a reconfigurable architecture is one that allows alteration of its components and interconnections between them. Such alteration might occur over a portion of the system or an entire platform, and all ... read more

The New Wave in High-Speed Modeling  by Printed Circuit Design & Fab

October 1, 2008 -- Unlocking the electrical performance of an interconnect may be as simple as mastering the S-parameter.

The fastest way to an answer is not always the direct path. When it comes to characterizing the electrical performanc ... read more

In Multicore SOC Architectures Buses Are a Last Resort  by Tensilica, Inc. in Electronic Engineering Times (EE Times)

September 29, 2008 -- The one-processor system model that has dominated electronic system design since 1971 is now thoroughly obsolete. Today's SOC designers readily accept the idea of using multiple processors in their complex systems to achiev ... read more

Lights, Camera, Process!  by Electronic Design Magazine

September 25, 2008 -- After a decade of development and standardization efforts, digital video is now poised to take over broadcast television. With this transition, some digital video processor ICs are moving toward commodity status while other ... read more

Silicon Germanium: Fast, Quiet, and Powerful  by EDN Magazine

September 18, 2008 -- CMOS (complementary-metal-oxide-semiconductor) processes have consistently surprised the semiconductor industry. CMOS prices decreased and CMOS speeds increased, a scenario that primarily benefits digital-IC designers. A di ... read more

DisplayPort versus HDMI: Do We Really Need Two Digital Display Interface Standards?  by EDN Magazine

September 18, 2008 -- DisplayPort proponents bill this digital-video-I/O standard as a no-royalties, scalable, extensible, open-standard interface that reduces connector footprint and cable clutter, lowers power consumption and cost, eliminates ... read more

How to Defend Against The Cloning of Your FPGA Designs  by EE Times Programmable Logic Designline

September 17, 2008 -- This article describes a new way of tagging designs to help to counter the rapidly growing trade in stolen IP and cloned designs. The topic is a difficult one for the industry to discuss; recently, however, more and more vo ... read more

The Embedded Plan for JTAG Boundary Scan  by Electronic Design Magazine

September 11, 2008 -- In 1990, the IEEE ratified the 1149.1 standard known as boundary scan. Developed by the Joint Task Action Group (JTAG), it was created to help solve the overwhelming testing problems caused by ever-increasing larger-scale I ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.580  0.140625