Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, April 23, 2014
Tensilica to Demonstrate Audio, Video and Next-Generation Baseband DSP at Mobile World Congress  
 Printer friendly
 E-Mail Item URL

February 10, 2009 -- Tensilica, Inc. will demonstrate its industry-leading audio, video and baseband DSP (digital signal processing) processor cores for wireless mobile devices and base station systems at the Mobile World Congress (MWC) exhibition in Barcelona, February 16-19. Major systems and semiconductor companies will be showcasing products using Tensilica’s technology, and many 4G/LTE, PicoCell and FemtoCell, WiFi, mobile digital radio, and mobile digital TV baseband communications SOC (system-on-chip) designs are now in progress based on Tensilica’s customizable dataplane processors.

"Many leading companies are responding to the current market slowdown by accelerating the rate of new product innovation, providing compelling new features consumers will want in their next-generation devices," stated Steve Roddy, Tensilica’s Vice President of Marketing and Business Development. "Tensilica enables rapid design of SOCs for mobile devices that deliver advanced voice and audio features, high-quality video, and advanced baseband capabilities, providing both flexible and cost-effective SOC designs."

Demo #1: baseband DSP

Tensilica’s Xtensa customizable dataplane processors are widely employed by companies for baseband DSP tasks. Dataplane processor units (DPUs) are ideal building blocks for the next generation of high-speed digital radios because they are small, provide flexibility, and can be rapidly customized to provide optimum DSP speed, power, and performance. Tensilica’s DPUs can be used in many applications where general-purpose DSP cores are too slow and custom logic designed with RTL (register transfer level) blocks do not provide enough flexibility and require extensive verification, increasing design risk.

One of Tensilica’s baseband DSP customers, Ibiquity Digital, will demonstrate its low power, portable terrestrial HD radio receiver in a mobile handset accessory format. The Ibquity design employs Tensilica processors for both the baseband DSP and audio DSP.

Demo #2: Leading Audio DSP for portable devices

Tensilica’s market-proven HiFi Audio DSP has been designed into millions of cellular phones and mobile consumer electronic devices. With the lowest power-consumption of any licensable audio DSP and the largest available library of optimized audio application software, the HiFi audio DSP has been used in mobile applications by five of the top 10 semiconductor companies.

At MWC, Tensilica will demonstrate sound-enhancing audio post-processing software from its partners, SRS Labs and AM3D, running on the HiFi Audio DSP.

Demo #3: SD video for portable devices

Tensilica’s 388VDO DSP is a proven multi-standard SD video DSP that has been employed in several portable devices. It is fully software programmable, providing the flexibility to support multiple video standards. Tensilica’s Xtensa DPUs are also tailored for video pre-processing for mobile phone camera image signal processing and for video post-processing for image enhancement on both LCD displays and cell phone projectors. With firmware updates to respond to the array of Internet-driven video codecs becoming a common event for the latest generation smart phones and the emergence of apps stores, full video datapath software programmability offers handset manufacturers another way to further delight and engage their customers.

At MWC, Tensilica will demonstrate a production video card that employs the 388VDO for programmable multi-format SD video.

Go to the Tensilica, Inc. website to find additional information.

E-mail Tensilica, Inc. for more information.

Read more about
Tensilica, Inc.
on SOCcentral.com


Keywords: Tensilica, ASICs, ASIC design, DSP, digital signal processing, DSP cores, IP, intellectual property, cores,
589/28016 2/10/2009 937 122
Designer's Mall
Cinco De Mayo countdown banner
0.375



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Executive
Viewpoint

Threading the Way
through
SOC Verification


Thomas L. Anderson
VP of Marketing,
Breker Verification Systems

Odd Parity

What? You Haven't Made Any Resolutions?


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.453125