Page loading . . .

  
 Category: News: News Archive 2009: Tuesday, June 18, 2013
IP Cores Announces Ultracompact Version of Kasumi Cipher for 3G Devices  
 Printer friendly
 E-Mail Item URL

April 15, 2009 -- IP Cores, Inc. has announced availability of a version of the Kasumi cipher with very low gate count and power consumption. Along with the ultracompact AES cipher, this core can be used in the new mobile communication devices for 3G networks.

"Design decisions allowed us today to offer a Kasumi cryptographic core that is about two times smaller than the cores currently on the market," said Dmitri Varsanofiev, CTO of IP Cores. "In the encryption field, power consumption is typically proportional to the number of gates, so this core produces substantial power savings in battery-operated designs."

The modern mobile data communications standardized through 3GPP typically use for encryption one of the three ciphers: Advanced Encryption Standard (AES), Snow 3G, or Kasumi.

The Kasumi block cipher (also known as A5/3) had been designed by SAGE and is used in the f8 and f9 algorithms of the 3GPP data interface. The KSM1 core by IP Cores, implements the and utilizes only 5.5K gates in a typical 65-nm ASIC process.

Go to the IP Cores, Inc. website for details.

E-mail IP Cores, Inc. for more information.

Read more about
IP Cores, Inc.
on SOCcentral.com


Keywords: IP Cores, ASICs, ASIC design, Kasumi encryption algorithm, decryption, IP, intellectual property, cores,
589/28520 4/15/2009 836 130
Designer's Mall
4th Of July countdown banner
0.40625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.484375