Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, September 17, 2014
Texas Instruments Unites Speed and Efficiency In Fast, Dual 14-bit ADC  
 Printer friendly
 E-Mail Item URL

April 21, 2009 -- Texas Instruments, Inc. (TI) has introduced a dual, 14-bit analog-to-digital converter (ADC) at 250Msps (mega samples per second) to deliver a premier combination of wide signal bandwidth, high dynamic performance and low power consumption. The ADS62P49 achieves 73-dBFS signal-to-noise ratio (SNR) and 85-dBc spurious-free dynamic range (SFDR) at an input frequency of 60MHz. With the fast sample rate, the ADS62P49 provides increased signal bandwidth without compromising range and sensitivity in communications and defense imaging systems or accuracy in wide-band test and measurement equipment.

Key features and benefits of the ADS62P49

  • Fastest dual, 14-bit ADC at 250Msps enables multi-channel, wide-bandwidth sampling without sacrificing dynamic performance, for enhanced accuracy in portable test equipment.
  • Low power of 625mW per channel reduces thermal footprint for increased system efficiency in high-density, multi-antenna base station receivers and software defined radios.
  • Programmable gain and other user-selectable settings maximize design flexibility. Internal gain up to 6 dB in 1-dB steps allows customers to optimize SNR, SFDR and input swing based on the unique need of their applications. Designers can maximize SNR to enhance linearization effectiveness in digital pre-distortion (DPD) solutions, while SFDR can be increased and input drive reduced to improve small-signal analysis in defense and radio receiver applications.
  • Complete signal chain with comprehensive evaluation tools suite speeds time to market. Complementary products include: DACs (DAC5682Z, DAC5688), amplifiers (THS4509), RF components (TRF3703, TRF3761), DPD transmit processors (GC5325), clock distribution circuits (CDCE72010) and digital signal processors (TMS320C674x).
  • First in a series of four 12- and 14-bit dual channel ADCs with sample rates of 210 and 250Msps (ADS62P28, ADS62P29, ADS62P48). Pin-compatible to dual-channel ADS6000 family for easy upgrades in speed and resolution.

Availability and Pricing

The ADS62P49 is available today in a 9x9-mm QFN package for $144.75 in 1,000-piece quantities. The ADS62P49EVM has on-board sockets for a voltage-controlled crystal oscillator, crystal filter and TI's newest high-performance clock distribution and jitter cleaning chip, the CDCE72010, which allows the EVM to function as a system-level evaluation kit and an ADC evaluation board.

Designers can also leverage TI's TSW1200 digital capture tool for rapid evaluation of LVDS-output ADCs of up to 16-bit resolution and 500-Msps sample rates to enable prototyping of complex systems and to further speed development time.

Go to the Texas Instruments, Inc. (TI) website for details.

Read more about
Texas Instruments, Inc. (TI)
on SOCcentral.com


Keywords: Texas Instruments (TI), embedded system design, analog-to-digital converters, A-D converters, ADCs,
589/28587 4/22/2009 829 113
Designer's Mall
Halloween countdown banner
0.515625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.59375