Page loading . . .

  
 Category: News: News Archive 2009: Tuesday, September 02, 2014
TSMC Selects Azuro's Low Power CTS Tool for Integrated Sign-Off Flow  
 Printer friendly
 E-Mail Item URL

June 10, 2009 -- Azuro, Inc. has announced the inclusion of its PowerCentric low power clock tree synthesis tool in TSMC's new Integrated Sign-Off Flow. The Integrated Sign-Off Flow is an automated RTL to GDSII chip implementation flow that tightly integrates TSMC foundry technology files, pre-qualified library, IP, EDA tools, and sign-off margin recommendations into a fully automated scripted production-quality flow that has been proven and refined over hundreds of applications.

"Rising design setup costs and design cycle times are critical challenges for the semiconductor industry," said S.T. Juang, Senior Director of Design Infrastructure Marketing at TSMC. "The TSMC Integrated Sign-Off Flow brings together parties across the entire chip design ecosystem into a tightly controlled fully automated platform for achieving best in class silicon quickly and with lowest cost."

Azuro and TSMC worked closely during the development and beta testing of the Integrated Sign-Off Flow to ensure that the insertion of PowerCentric into the Flow was completely transparent to flow users. Using the Integrated Sign-Off Flow, chip design teams taping out to TSMC's foundries can adopt Azuro's low-power CTS capability within an extensively pre-tested pre-integrated production-ready flow including a full set of automated scripts and user documentation.

Go to the Azuro, Inc. website to find additional information.

E-mail Azuro, Inc. for more information.

Read more about
Azuro, Inc.
on SOCcentral.com


Keywords: Azuro, ASICs, ASIC design, TSMC Integrated Sign-Off Flow, RTL-to-GDSII design flow, clock tree synthesis, CTS, EDA tools,
589/28941 6/11/2009 4760 151
Designer's Mall
Halloween countdown banner
0.453125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.515625