Page loading . . .

  
 Category: News: News Archive 2009: Sunday, May 19, 2013
Next-Generation DRAM Developed by Yale University and Semiconductor Research Corp.   Featured
 Printer friendly
 E-Mail Item URL

August 11, 2009 -- Semiconductor Research Corp. (SRC) and Yale University researchers have developed a new DRAM cell using ferroelectric layers that could significantly increase the technological and market competitiveness for DRAM technology. Ferroelectric DRAM (FeDRAM) is a capacitor-less DRAM cell, with a cell structure very similar to a CMOS transistor, except that the gate dielectric is ferroelectric. According to early findings, researchers have found a way to apply ferroelectric material to a DRAM cell, which eliminates the need for a storage capacitor found in conventional DRAM.

Compared to the conventional DRAM cell, FeDRAM offers simpler cell structure, improved scalability, a smaller cell size, orders of magnitude longer retention time, lower power consumption and the possibility of storing multi-bits per cell. Storing many bits of information in a single DRAM cell has not been done and is found primarily only in flash memories.

"There have been numerous research groups that have worked on similar ferroelectric device structures for non-volatile memory applications, but we believe this is the first innovative FeDRAM solution to an industry-wide problem," said Professor T. P. Ma, Raymond John Wean Professor of Electrical Engineering at Yale University. "If we are able to show through further research that FeDRAM indeed possesses the superb properties that we are seeing now, these advancements would produce meaningful cost and performance benefits to global DRAM makers and their customers."

Reducing costs, increasing competitiveness

According to Professor Ma, the FeDRAM structure provides many benefits. FeDRAM allows a device to be programmed and erased by a gate voltage pulse. Since charge retention is at least 1,000 times longer than that in conventional DRAM, refreshing can be much less frequent. Its circuit architecture is similar to Flash memory, helping the manufacturability of the technology. The ability to use proven and existing fabrication facilities and equipment would make an industry transition to FeDRAM much easier.

"One key advantage of FeDRAM is its ability to scale," said Kwok Ng, Director of Device Sciences at SRC. "Existing DRAM technology is not highly scalable due to its difficulty in maintaining an acceptable storage capacitance while reducing footprint. However, we see the potential for greater scalability with FeDRAM, extending the benefits well into the future."

Researchers now are working toward being able to demonstrate FeDRAM cells, simple building block circuits and pathways for scaling. They believe that with SRC support and collaboration with other SRC member companies, FeDRAM will be ready to transfer to the industry for production in the foreseeable future.

Go to the Semiconductor Research Corp. (SRC) website to find additional information.

Read more about
Semiconductor Research Corp. (SRC)
on SOCcentral.com


Keywords: ASICs, ASIC design, custom IC design, ferroelectric memory, DRAM, process technology,
589/29478 8/11/2009 671 73


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.46875