Page loading . . .

  
 Category: News: News Archive 2009: Friday, September 03, 2010
ASSET’s New Interposer Opens Test Access to Intel Xeon processors 5500 series and Core i7 processors  
 Printer friendly
 E-Mail Item URL

September 28, 2009 -- With ASSET InterTech, Inc.’s new LGA1366 interposer, design, test and field repair engineers are able to access the debug port on the Intel Xeon Processor 5500 Series and Core i7 processors, which are based on Intel’s new Nehalem microarchitecture, after the processors have been placed on a circuit board.

Cost and size considerations often cause many circuit board manufacturers to either remove the circuitry required to access the processor’s debug port or to remove the connectors on the circuit board which would link to this circuitry. ASSET’s interposers and top-side adapters overcome this problem for the purposes of the more cost-effective non-intrusive board test technologies such as processor-controlled test (PCT) on ASSET’s ScanWorks platform for embedded instrumentation. In addition to providing a lower cost-of-test, non-intrusive board test (NBT) also offers improved test coverage over the older intrusive test technologies such as in-circuit test (ICT).

ASSET’s LGA1366 interposer provides a direct interface between the CPU on an assembled circuit board and PCT on the ScanWorks platform. The non-intrusive PCT test technology can apply tests, diagnostics and debug routines to the entire circuit board through the Intel processor without placing physical probes anywhere on the board. Unlike intrusive test technologies like ICT, which require expensive bed-of-nails fixtures for testing circuit boards, PCT on ScanWorks is a non-intrusive technology that relies on software. It tests the electrical integrity of a board and applies functional tests at processor speeds through the CPU’s debug port.

The LGA1366 interposer’s standard Intel debug port (XDP) header connector allows third- party CPU emulation tools to access the Intel Xeon processor 5500 series and Core i7 processor debug ports, even when a XDP header is not provided on the circuit board.

Reviving dead circuit boards

In addition to the enhanced test coverage that ASSET’s interposers and top-side adapters make possible in manufacturing, they can also be applied very effectively in repair operations. Some circuit boards are broken to the point where they cannot launch an operating system (OS) or even the kernel of the OS, the Basic Input/Output System (BIOS). Since most functional test techniques require a running BIOS or OS, traditional functional tests cannot be performed on these circuit boards and they cannot be repaired. ScanWorks’ PCT tests do not require an OS or BIOS. As a result, the precise diagnostics of PCT can locate faults and failures on otherwise dead circuit boards. The manufacturer can then repair these boards and recoup some of the costs associated with them.

Availability and Pricing

The LGA1366 interposer is available now from ASSET InterTech and its distributors. Pricing starts at $2,900.

Go to the ASSET InterTech, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail ASSET InterTech, Inc. for more information.

Read more about
ASSET InterTech, Inc.
on SOCcentral.com


Keywords: embedded system design, PCB design, boundary scan, JTAG, debug, debugging, EDA, EDA tools, electronic design automation, ASSET InterTech,
589/29752 9/28/2009 461 57
Designer's Mall
0.359375



 Search for:
            Site       Current Category  
   Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.421875