Page loading . . .

  
 Category: News: News Archive 2009: Sunday, May 19, 2013
STARC Adopts Incentia TimeCraft for Static Timing and Signal Integrity Analysis Solutions  
 Printer friendly
 E-Mail Item URL

December 15, 2009 -- Incentia Design Systems, Inc. today announced that the Japanese electronic design consortium STARC has validated Incentia’s TimeCraft static timing analysis (STA) and signal integrity (SI) analysis solutions and incorporated them into its STARCAD-CEL V3.5 Timing Signoff Flow.

STARCAD-CELV3.5 Timing Signoff Flow was defined by the consortium to address comprehensive signoff requirements in static timing and signal integrity analysis for 45-nm and below process technologies. TimeCraft met STARC’s requirements in general STA accuracy and functionality, location-based on-chip-variation (LOCV) analysis, cross-talk accuracy, and advanced signal integrity pessimism reduction. Moreover, TimeCraft demonstrated very fast runtime advantages in both single-thread and multi-thread flows that greatly shortened the analysis turnaround time for very big designs.

"The purpose of the STARCAD-CEL V3.5 timing signoff flow is to qualify the most efficient and comprehensive timing signoff solutions for STARC member companies," said Nobuyuki Nishiguchi, Vice President and General Manager, Development Department 1 at STARC. "Incentia’s TimeCraft was able to meet our signoff criteria in functionality and accuracy, and proved its fast runtime advantages for very big designs. We are pleased to incorporate TimeCraft into STARC V3.5 signoff flow, and provide our member companies with much improved productivity gains.”

Go to the Incentia Design Systems, Inc. website to find additional information.

E-mail Incentia Design Systems, Inc. for more information.

Read more about
Incentia Design Systems, Inc.
and
Semiconductor Technology Academic Research Center (STARC)
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, static timing analysis, Incentia Design Systems, STARC,
589/30326 12/17/2009 3325 126


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.46875