Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, May 22, 2013
eSilicon Signs Multi-Year Agreement with Synopsys  
 Printer friendly
 E-Mail Item URL

December 16, 2009 -- eSilicon Corp. has signed a multi-year agreement with Synopsys that includes access to the Galaxy Implementation Platform, the Discovery Verification Platform, DesignWare IP and services. By engaging with Synopsys for multiple areas of the business, eSilicon benefits from having a single-vendor solution with access to Synopsys technical experts, ultimately reducing risk and speeding time-to-market for its end customers.

eSilicon also joins the Synopsys IP OEM Partner Program, enabling it to have access to a broad portfolio of high-quality, silicon-proven DesignWare IP such as PCI ExpressĆ, USB, DDR, HDMI and SATA. In addition, eSilicon gains access to Synopsys' next generation of connectivity IP as it becomes available.

Being a member of Synopsys’ IP OEM Partner Program enables eSilicon to focus engineering talent on its core differentiation and not on project-based IP procurement. The Synopsys IP OEM Partner Program extends beyond the traditional customer-supplier relationship by providing the necessary resources and infrastructure to help the members deliver first-rate support to their end customers and easily create successful designs. Specialized on-site, in-depth product and integration training led by Synopsys engineers enhances partner expertise and the end-user experience. Accessing the technology in any given EDA tool, IP, wafer or package is well-suited for a VCP. A company making one or two chips a year cannot stretch the limits compared to a Value Chain Producer (VCP) nor leverage the special features in any given tool or raw material for both performance and economics. VCPs solve these and many problems.

"Every company that joins our value chain represents an extension of our commitment to technology excellence, quality and value," said Patrick Soheili, eSilicon Vice President of Marketing and Business Development. "Through this multi-year agreement, Synopsys brings a high-quality and silicon-proven IP portfolio and EDA tools. Together we help fabless semiconductor companies (FSCs) as well as system OEMs end-customers create highly differentiated products in record time.”

"Collaborating with eSilicon, a Value Chain Producer, enables customers to benefit from high-quality SOC designs incorporating Synopsys’ tools and DesignWare IP solutions that have been proven in a wide range of products and across multiple process nodes," said John Chilton, Senior Vice President and General Manager for the Marketing and Business Development group at Synopsys. "By leveraging leading infrastructure, products, services and well-established supply chain, eSilicon’s approach to the development of complex SOCs helps customers get products to the market faster and with significantly less risk.”

Go to the eSilicon Corp. website to find additional information.

E-mail eSilicon Corp. for more information.

Read more about
eSilicon Corp.
and
Synopsys, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, DesignWare IP, intellectual property, cores, eSilicon, Synopsys,
589/30331 12/18/2009 1328 117


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.46875