Page loading . . .

  
 Category: News: News Archive 2009: Tuesday, June 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
Impulse CoValidator Automatically Generates ModelSim FPGA Test Benches from C 

May 13, 2009 -- Impulse Accelerated Technologies, Inc. has announced the release of CoValidator, a tool that automatically generates FPGA test benches from C. CoValidator is an extension of the Impulse CoDeveloper C-to-FPGA tools. The com ... read more

Maxim's Secure Microcontroller Offers Lowest Pin Count and Smallest Footprint for Financial Terminal Applications 

May 15, 2009 -- Maxim Integrated Products, Inc. introduces the MAXQ1850, a high-performance 32-bit secure RISC microcontroller optimized for use as a system microcontroller in simple financial terminals, or as a secure coprocessor in comp ... read more

New Xilinx Virtex-5Q FPGA Family Delivers Higher Performance and Advanced Security Technologies for Defense Systems 

May 13, 2009 -- Xilinx, Inc. has introduced the Xilinx Virtex-5Q family of field programmable gate arrays (FPGAs) for the aerospace and defense (A&D) industry. Virtex-5Q FPGAs provide the silicon foundation for a host of applications, inc ... read more

Intersil's New 5-Volt Low-Drift pinPoint Op Amp Features Industry's Highest Accuracy at High Gain and Lowest Power 

May 13, 2009 -- Intersil Corp. has launched what the company claims is the industry's most accurate 5-V single-supply, precision, low-power, low-drift op amp for high gain, 16-bit and 24-bit precision applications. The new Intersil pinPo ... read more

K-micro Unveils OLT SerDes PHY for 10GEPON Applications 

May 13, 2009 -- K-Micro (Kawasaki Microelectronics) has announced a unique OLT SerDes PHY for 10-Gbps Ethernet Passive Optical Network (10GEPON) applications. Targeted to meet the emerging IEEE802.3av standard developed by the 10GEPON tas ... read more

Synopsys Acquires Analog Business Group of MIPS Technologies 

May 13, 2009 -- Synopsys, Inc. has acquired the Analog Business Group of MIPS Technologies, Inc. for $22 million in cash. The acquisition expands Synopsys' DesignWare intellectual property (IP) portfolio with a new family of analog ... read more

Synopsys Launches IC Validator, Offers Significant Reduction in Physical Verification Turnaround Time for Advanced Designs 

May 13, 2009 -- Synopsys, Inc. has announced the IC Validator DRC/LVS solution for in-design physical verification and signoff for advanced designs at 45nm and below. Architected to deliver the high accuracy necessary for leading-edge pro ... read more

Synopsys IC Validator Adopted by NVIDIA for Sign-off Physical Verification 

May 13, 2009 -- Synopsys, Inc. today announced that NVIDIA Corp. has adopted Synopsys' recently announced IC Validator physical verification solution. The IC Validator DRC/ LVS solution has been specifically developed for advanced designs ... read more

TI Delivers Most Complete Low-power RF Solution for ZigBee/ IEEE 802.15.4, ZigBee RF4CE and Smart Energy 

May 13, 2009 -- Texas Instruments, Inc. (TI) has introduced a complete 2.4-GHz radio frequency (RF) system-on-chip solution supporting the IEEE 802.15.4 standard and an extensive set of applications, including ZigBee PRO networks, ZigBee ... read more

TI introduces RemoTI Network Protocol for ZigBee RF4CE Consumer Electronics Applications 

May 13, 2009 -- Texas Instruments, Inc. (TI) has introduced the first complete network protocol, including both hardware and software, for the new standardized ZigBee RF4CE specification for radio frequency (RF)-based remote controls. Rem ... read more

DiBcom Leverages Combined Cadence Low-Power and Mixed-Signal Solutions to Create Advanced Mobile TV System-on-Chip 

May 13, 2009 -- Cadence Design Systems, Inc.'s Low-Power Solution and Mixed-Signal Solution models have been successfully proven in an intensive project with DiBcom, a leading provider of mobile television solutions. Together, the two com ... read more

46th DAC Announces Technical Program 

May 7, 2009 -- The 46th Design Automation Conference (DAC) has announced its technical program, which includes 54 research paper sessions, featuring 156 talks selected from 733 submissions from around the globe. A new highlight of the tec ... read more

Open-Silicon Expands in India/ Taiwan and Appoints Industry Veteran as COO 

May 7, 2009 -- Open-Silicon, Inc.has announced the hiring of Shrikrishna Gokhale as COO of the company and managing director for its rapidly expanding India operations. He will be taking up this assignment by mid-May.

"Our business ... read more

Panel Sessions in 46th DAC Program Cover Wide Range of Issues Affecting Chip Design, Technology, Business 

May 8, 2009 -- The 46th Design Automation Conference (DAC) will offer a range of panels, including a first-ever keynote panel with the top three electronic design automation (EDA) CEOs and a special plenary panel on green technology. In a ... read more

eASIC Accelerates DSP Efforts with New IP Cores 

May 7, 2009 -- eASIC Corp. has announced the immediate availability of two new DSP IP cores, an FFT and FIR filter compiler, to accelerate it’s move into the high-performance DSP market. The new FFT core, available from eASIC, supports po ... read more

Achronix Taps Signali for 10/ 40/ 100Gbps Encryption IP In Its Fast FPGAS 

May 7, 2009 -- Achronix Semiconductor Corp. has announced the availability of new, high-performance Advanced Encryption Standard (AES) IP cores for its Speedster 1.5-GHz family. These high-performance 128-bit key size AES cores, from Sign ... read more

Magma's Quartz DRC in Use at PDF Solutions for Leading-Edge Process Yield Improvement 

May 6, 2009 -- Magma Design Automation, Inc. today announced that PDF Solutions, Inc. used Magma's Quartz DRC Physical Verification system to develop a characterization vehicle test chip for a leading semiconductor manufacturer. Th ... read more

Jazz Semiconductor Announces Cadence Virtuoso IC 6.1 Platform Techtorial 

May 7, 2009 -- Jazz Semiconductor, Inc. will host a techtorial featuring the Cadence Design Systems Virtuoso IC 6.1 custom design platform entitled, "Knowing Your Design Is Right." The techtorial will be held on June 4, 2009 at Jazz headq ... read more

EDA Consortium Conducts Multi-Faceted Investigation Into EDA Software Piracy  Featured

May 6, 2009 --The EDA Consortium (EDAC) Anti-Piracy Committee is conducting an on-going investigation into EDA software piracy on multiple fronts. The EDA Consortium (EDAC) is working with multiple companies in the anti-piracy field to in ... read more

Cadence Encounter Digital Implementation System Used by Gennum's Snowbush IP Group for 45-nm USB 3.0 PHY IP 

May 7, 2009 -- Cadence Design Systems, Inc. announced today that Gennum Corp.'s Snowbush IP Group utilized the Cadence Encounter Digital Implementation System to develop the first 45-nm SuperSpeed USB 3.0 PHY IP core. Encounter was used f ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  4.125