Page loading . . .

  
 Category: News: News Archive 2009: Sunday, May 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1816 Entries)
Teradici Chooses Synopsys As Its Primary EDA Partner 

July 28, 2009 -- Synopsys, Inc. today announced that Teradici Corp., a provider of PC-over-IP technology, has signed an expanded business agreement to establish Synopsys as its primary EDA partner. As a result of the latest multi-y ... read more

MOSIS Semiconductor Foundry Offers Shuttle Runs for Silicon-on-Insulator (SOI) 

July 28, 2009 -- The MOSIS Service today announced that it has expanded its relationship with IBM to now include silicon-on-insulator (SOI) technology at multiple advanced lithography nodes. MOSIS is offering IBM's 45-nm SOI technology on ... read more

Mentor Graphics Enables Android on Freescale Products Based on Power Architecture Technology 

July 30, 2009 -- Mentor Graphics Corp., through its acquisition of Embedded Alley, a leading provider of embedded Linux and Android solutions, today announced that the company is extending the popular Android mobile applications platform ... read more

X-FAB Gains AEO Certification 

July 30, 2009 -- The X-FAB Semiconductor Foundries AG today announced that it has been granted the status of Authorized Economic Operator (AEO) for its German sites at Erfurt and Dresden. This certification, issued by German Customs and r ... read more

Mentor Graphics Unveils Android and Embedded Linux Strategy with Acquisition of Embedded Alley 

July 30, 2009 -- Mentor Graphics Corp. today unveiled its Android and Linux strategy, including the acquisition of Embedded Alley Solutions, Inc., a leader in Android and Linux development systems. By combining Embedded Alley’s Android an ... read more

Mentor Graphics Announces Nucleus Graphics and Linux Platform for ARM Mali GPUs 

July 30, 2009 -- Mentor Graphics Corp. today announced the integration of its Nucleus Graphics User Interface (GUI) with the ARM Mali graphics processing unit (GPU) family of acceleration solutions. The joint platform consists of embedded ... read more

Ramtron Launches V-Family 256-kbit Parallel F-RAM 

July 29, 2009 -- Ramtron International Corp. today launched its second parallel device in a family of new parallel and serial F-RAM products that offer higher-speed read/ write performance and lower voltage operation. The latest device in ... read more

UMC Adopts Cadence 40-nm Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design 

July 30, 2009 -- Cadence Design Systems, Inc. announced today that it has delivered an end-to-end CPF-based low power and DFM-aware design, verification, and implementation solution tuned for semiconductor foundry UMC in support of its 40 ... read more

Cadence Validates ARM Optimized Libraries for 45-nm SOI Process 

July 27, 2009 -- Cadence Design Systems, Inc. announced today that it has validated a new generation of ASIC libraries from ARM using the Cadence Encounter Digital Implementation System targeting IBM's 45-nm silicon-on-insulator (SOI) man ... read more

Lynguent Announces Simulink Emulation Toolkit for its ModLyng Integrated Modeling Environment 

July 27, 2009 -- Lynguent, Inc. has announced the new Simulink Emulation (SE) Toolkit for the ModLyng Integrated Modeling Environment (IME). ModLyng IME is the first tool for analog mixed-signal (AMS) IC design that lets users create, manage and ... read more

Calypto Delivers Fully Automated Sequential Optimization Flow for High-performance IP Blocks 

July 27, 2009 -- Calypto Design Systems, Inc. has announced a fully automated design flow aimed at advancing the delivery of optimized, high-performance IP blocks found in SoC designs. Enabled by Calypto’s SLEC RTL tool and new analysis c ... read more

ARM Announces Ultra Low-Power Physical IP Technology to Drive Next-Generation MCU Devices 

July 27, 2009 -- ARM has announced the availability of ultra-low-power physical IP libraries to drive the next generation of energy-efficient MCU devices. The ARM 0.18-µm ultra-low-power libraries (uLL), coupled with the inherent power ma ... read more

Altera Speeds Development of High-Performance 3-Gbps Applications with Arria II GX Development Kit 

July 27, 2009 -- Altera Corp. today announced availability of the Arria II GX FPGA Development Kit. The kit features hardware and software resources that let designers rapidly evaluate and adopt Arria II GX devices, Altera's mid-range 40- ... read more

Atmel Standardizes on DDR2 for 400MHz, High-Speed-USB-Enabled ARM9-based Embedded MPUs 

July 27, 2009 -- Atmel Corp. has announced today the release of the SAM9G45, the first member of a series of 400-MHz ARM926 embedded MPUs that support second generation Dual Data Rate DRAM (DDR2) and are optimized for industrial applicati ... read more

Dolphin Integration Launches moDAC95-LB, Combining Low Silicon Area and Optimized Bill-of-Material 

July 27, 2009 -- In the move to approach systematically the key segments of high-resolution audio converters, Dolphin Integration launched moDAC95-LB, a low Bill-of-Material Digital Audio Converter targeting nomad consumer devices with a ... read more

TSMC and Global Unichip Collaborate On Silicon Proven SiP Solution in TSMC Reference Flow 10.0 

July, 27, 2009 -- Global Unichip Corp. (GUC) announced today the application and validation of a system-in-package (SiP) design solution in TSMC Reference Flow 10.0. The SiP methodology has been fully qualified with GUC production case an ... read more

Evatronix Releases JPEG 2000 Image Compression Encoder Optimized for FPGA Designs 

July 27, 2009 -- Evatronix SA has announced the availability of the JPEG 2000 Encoder IP core. The encoder has been optimized for FPGA designs and takes a minimum number of slices, while providing full compatibility with the ISO/IEC 15444 ... read more

MindTree Develops 'e' to SystemVerilog Language Migration Utility 

July 28, 2009 -- SystemVerilog (SV), along with its methodologies, is emerging as a unified language for design and verification using object oriented techniques. Companies who have already invested in Specman ‘e’ test benches face a dilemma whe ... read more

Timesys Provides Commercial Open-Source Linux Solution for the TI OMAP-L137 Processor 

July 28, 2009 -- Timesys Corp. today announced LinuxLink availability for the new OMAP-L137 processor from Texas Instruments, Inc. (TI). This represents the first LinuxLink release for the low-power OMAP-L1x applications processors and wi ... read more

Magma Announces Next-Generation Mixed-Signal Design Flow with New Release of Titan Platform 

July 27, 2009 -- Magma Design Automation, Inc. today announced a new release of the Titan mixed-signal design platform which now includes the state-of-the art Titan Analog Simulation Environment (ASE) and Titan Schematic-Driven Layout (SD ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.144531