Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2009: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 (289 Entries)
Designing for Performance with Software Optimization  by Intel Corp. in EE Times Embedded

December 30, 2009 -- Optimization of applications should not be a final step in project development, but rather an ongoing design philosophy that begins from the planning stages all the way through completion. By thinking about the optimal algor ... read more

How to Use a Debugger As a Bug Preventive Tool  by Green Hills Software, Inc. in EE Times Embedded

December 28, 2009 -- Generally speaking, a debugger is thought of as a tool to use after a problem is encountered, when its cause is not obvious. Although a good debugger is the best tool for diagnosing problems and defects in software products, ... read more

Model-Based Design and Early Verification Aid Designers  by EDN Magazine

December 15, 2009 -- Engineers can save themselves a lot of grief if they carefully evaluate their designs in software before committing to silicon or sheet metal. Model-based-design and early-verification tools are helping designers, whether th ... read more

Analog Floating-Gate Technology Comes Into Its Own  by EDN Magazine

December 15, 2009 -- Just as its name implies, a floating-gate transistor’s driving terminal is electrically isolated from the rest of the device—that is, floating—so there is no direct internal dc path from the input terminal to the other termi ... read more

Removing Bottlenecks from Your SOC Design-for-Test Flows  by DeFacTo Technologies in EE Times EDA Designline

December 14, 2009 -- New manufacturing test challenges are raised with SOC technology advances where both test quality and test costs are affected with a direct impact on current design-for-test (DFT) methodologies and flows.

Indeed, by an ... read more

Designing Serial ATA IP Into Your Embedded Storage Device Design  by Synopsys, Inc. in EE Times Embedded

December 14, 2009 -- Serial ATA (SATA) is a high-speed serial bus interface used to transfer data from motherboards to peripheral storage devices, such as optical disk drives, HDDs and solid state disk drives. The SATA interface is being integra ... read more

A Mixed-Signal Approach to Debugging DDR DRAM Interfaces  by Agilent Technologies, Inc. in EE Times Embedded

December 14, 2009 -- DDR memory technology is the most common choice of memory devices found almost everywhere from computers, transportations, home entertainment systems to medical devices and consumer products. With the wide spread of the DDR ... read more

Mobile Video Quality: The New Media-Gateway Revolution  by Octasic, Inc. in EDN Magazine

December 11, 2009 -- Telecommunications products and services—over many years—were based on the tenet "if you build it, they will come." Product designers and service providers led customers to new applications. More recently, however, customer- ... read more

DSPs Thrive In Consumer Applications  by Electronic Design

December 10, 2009 -- Digital signal processors (DSPs) are a foundation element of virtually every type of consumer electronics, especially in digital media and communications. The form that these DSPs take is shifting as the standalone processor ... read more

2009's Mixed-Signal ICs Offer Low Power and High Performance  by Electronic Design Magazine

December 10, 2009 So what have mixed-signal chipmakers been doing as the industry climbs out of the recession? Just look at the product announcements over the past year, and you’ll discover where companies have been investing their non-recurring ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.590  0.59375