Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2009: Friday, May 24, 2013
Manufacturing Compliance: It’s Your Job  
Publication: Printed Circuit Design & Fab
Contributor: Mentor Graphics Corp.
 Printer friendly
 E-Mail Item URL

March 1, 2009 -- In today’s tense economic environment, companies that have not outsourced their PCB design value their designers as an integral project team member. As "first to market," "quality first" and other positive expressions permeate your office, how can you, as a PCB designer, personally help your company’s short-term survival and long-term growth? One opportunity is by frequently using manufacturing analysis tools throughout the PCB design process to identify fabrication and assembly problems (especially after an ECO is introduced into the design). Eliminating these manufacturing problems as they are found will significantly improve your chances of shipping out the PCB design on or ahead of a project’s schedule, as well as minimizing initial in-house inspection of your build package at the fabrication and assembly houses.

The traditional PCB fabrication and EDA industries have adapted incrementally to the evolutionary development of printed circuit boards over the last few decades, without significant technological discontinuity. From the demands for high-end consumer products such as cellular telephones, to the medical field and reaching into aero/military products, all have revolutionized the PCB industry. No longer are the traditional design and fabrication methodologies sufficient. These types of products must be made faster, lighter and smaller, with less cost and higher quality. This high-tech density revolution has created the need for OEMs to embrace high-density interconnect (HDI) technology.

However, the arrival of HDI circuits now represents a discontinuity in technology for PCB fabricators and the EDA industry—due to the sudden reductions in dimensional scale. HDI products go beyond the scope of traditional PCB fabrication processes. The changes in build architectures no longer match up with the database structures and the assumptions that were inherent in previous generations of CAD/CAM systems.

By Happy Holden and Daniel Smith. (Holden is senior technologist with Mentor Graphics Corp. and Smith is technical instructor with Mentor Graphics Corp.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Printed Circuit Design & Fab website.

Read more about
Mentor Graphics Corp.
on SOCcentral.com

Keywords: Printed Circuit Design & Fab, Mentor Graphics, PCB design, design for manufacturing, design-for-manufacturing, DFM, EDA tools,
590/28350 3/1/2009 6916 224


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.590  0.234375