Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2009: Wednesday, April 16, 2014
The Evolving Landscape of Digital Signal Processing  
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

December 3, 2009 -- Is the stand-alone DSP a dying breed? It may not exactly be dying, but the DSP is not front and center as it used to be. In 2006, EDN changed the name of its annual DSP Directory to the Digital Signal-Processing Directory. This subtle change recognizes that digital-processing options have commercially expanded beyond just software-programmable-processor devices and core offerings to include other options, such as programmable fabrics, IP (intellectual property) blocks, and mixed-processing SOCs (systems on chips). These processing options complement as well as compete with each other because each faces a different set of constraints.

Signal processing involves mathematical manipulation for transforming—using filtering, Fourier transform, compression, decompression, synthesizing, recognizing, enhancing, encoding, decoding, and other methods—a set of data or a stream of signals. The continual advancement of microprocessors and growing base of developers who need this technology are leading the trend away from stand-alone DSPs.

By Robert Cravotta, EDN Technical Editor

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: DSP, digital signal processing, embedded system design, ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, EDN Magazine,
590/30269 12/3/2009 3710 471
Designer's Mall
Cinco De Mayo countdown banner
0.171875



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Executive
Viewpoint

Threading the Way
through
SOC Verification


Thomas L. Anderson
VP of Marketing,
Breker Verification Systems

Odd Parity

What? You Haven't Made Any Resolutions?


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.590  0.25