Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2010: Friday, May 24, 2013
A Primer for Successful Integration of Complex Hard IP In Physical Design  
Publication: EDN Magazine
Contributor: Open-Silicon, Inc.
 Printer friendly
 E-Mail Item URL

September 8, 2010 -- Despite the work done by various standards groups such as the VSIA, GSA IP group, and SPIRIT, IP integration still remains quite challenging. First, one has to select the right IP business model, decide to either make or buy the IP, and select the appropriate IP cell. After the appropriate IP cell is selected, its integration into the design is not an easy task. There is a lot of information available about IP integration in general, most of which relates to the integration and verification of soft IP cells. However, hard IP integration also poses several challenges, resulting in many issues the designer must address when integrating a hard IP cell.

This article discusses details of the factors involved in hard IP integration, from IP selection through verification of the IP cells. It is an attempt to bring out most of the issues involved in the physical integration of a hard IP cell. It may not be a complete list, but it will go a long way in helping physical designers successfully be IP integrators.

By Rahul Deshmukh. (Deshmukh is senior design manager at Open-Silicon, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Read more about
Open-Silicon, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, EDN Magazine, Open-Silicon,
596/32160 9/13/2010 2315 205


Designer's Mall
0.28125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.596  0.375