Publication: EE Times Embedded
Contributor: Freescale Semiconductor, Inc.
| | |
December 13, 2010 -- In large and complex system-on-chip ASIC design, two of the most challenging tasks are those involving design closure, timing routing and power. It is a tedious task to converge on timing and routing, owing to the limitations of design size and the memory-intensive calculations. Essentially, it is dependent on the design size that an EDA tool can handle.
In such cases, it is advisable to go for a hierarchical approach instead of a flat top. Generally, the blocks are demarcated on the basis of functionality, backward compatibility, third-party IP, etc.
This article details the difference in terms of runtimes, routing congestion, timing summary and utilization for a design that is done as hierarchical vs. the same design using the flat approach.
By Sunit Bansal. (Bansal is a Senior Design Engineer at Freescale Semiconductor, Inc.)
This brief introduction has been excerpted from the original copyrighted article.
View the entire article on the EE Times Embedded website.
Read more about
Freescale Semiconductor, Inc.
on SOCcentral.com |
| | Keywords: ASICs, ASIC design, place and route, place-and-route, placement and routing, timing analysis, timing optimization, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, system-on-chip, SoC, EE Times Embedded, Freescale Semiconductor,
| | 596/32787 12/13/2010 2891 206 | |
|
|
|
|
