Page loading . . .

  
 Category: News: News Archive 2010: Saturday, May 18, 2013
Athena Group Delivers Powerful 3GPP LTE Multi Radix FFT Processor Core  
 Printer friendly
 E-Mail Item URL

February 15, 2010 -- The Athena Group, Inc. has announced the general availability of its multi-radix FFT core for LTE and other OFDM-based wireless communications. The PFFT-M for LTE delivers the throughput needed for basestation LTE downlink OFDMA as well as the flexibility to handle the complexity of LTE uplink SC-FDMA in a single core.

The pipelined design supports radices 2, 3, 4, and 5, and transforms from 12-points to 8,192-points. All defined LTE transform lengths are supported, as are numerous other lengths including 1,536-points and powers of 2 up to 8,192-points. Most importantly, the pipelined LTE FFT is available at frequencies up to 500MHz in less than 250,000 ASIC gates, or as an FPGA-optimized implementation. Each design kit offers a bit accurate C model, an RTL simulation model and testbenches, synthesizable RTL, and a targeted netlist optimized for your process, library, and clock frequency. Athena employs a streamlined purchasing process, with standard license agreements, multiple licensing options, and automated IP production and verification to enable near-instantaneous delivery.

Go to the Athena Group, Inc. website to find additional information.

E-mail Athena Group, Inc. for more information.

Read more about
Athena Group, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, DSP, digital signal processing, multi-radix FFT cores, Athena Group,
597/30698 2/15/2010 1477 135


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.46875