Page loading . . .

  
 Category: News: News Archive 2010: Friday, September 03, 2010
ScanWorks Enhanced with Comprehensive Validation Tools for High-Speed I/O on Future Intel Platforms  
 Printer friendly
 E-Mail Item URL

March 15, 2010 -- ASSET InterTech, Inc. has enhanced its validation and testing tools for Intel’s future platforms. ASSET’s ScanWorks platform for embedded instruments will continue to support Intel’s Interconnect Built-in Self Test (IBIST) technology which is embedded in Intel’s processors and chip sets, and ScanWorks will provide a comprehensive validation solution for high-speed I/O on Intel platforms.

The ScanWorks validation tools for Intel IBIST include functionality to perform bit-error-rate testing (BERT) as well as margining tests. In validation applications, these types of tests can be employed to validate that the high-speed serial I/O buses on a circuit board design will perform as expected before the design moves into high-volume manufacturing. ScanWorks’s next-generation tools will support all major high-speed I/O buses, including QPI, PCI Express (PCIe), Direct Memory Interface (DMI), and Double Data Rate 3rd Generation (DDR3).

ASSET has significantly enhanced ScanWorks beyond boundary-scan test with the addition of other embedded instrumentation technologies, including processor-controlled test (PCT) and tools for Intel IBIST (Interconnect Built-In Self Test), an embedded instrumentation technology that Intel and other companies are embedding into next-generation chips and chipsets.

Go to the ASSET InterTech, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail ASSET InterTech, Inc. for more information.

Read more about
ASSET InterTech, Inc.
on SOCcentral.com


Keywords: embedded system design, EDA, EDA tools, electronic design automation, boundary scan, BIST, built-in self-test, ASSET InterTech,
597/30896 3/15/2010 762 53
Designer's Mall
0.34375



 Search for:
            Site       Current Category  
   Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.40625